Optimal High Performance Self Cascode CMOS Current Mirror

By Vivek Pant, Shweta Khurana

Kurukshetra University Kurukshetra

Abstract - In this paper the current mirror presented, having low voltage and mixed mode structure has been proposed. The performance of self cascade MOSFET current mirror is optimized with high output impedance and can operate at 1 V or below. Simulation results conform to Analog Mentor tools having Design Architect for schematics and Eldonet for SPICE simulation, with input reference current of 20μA. This review paper presents a comparative performance study of self cascode current mirror with other current mirrors.

Keywords : current mirrors, cascode current mirror, low voltage analog circuit.

GJCST Classification : I.2.9
Optimal High Performance Self Cascode CMOS Current Mirror

Vivek Pant\textsuperscript{a}, Shweta Khurana\textsuperscript{a}

Abstract - In this paper the current mirror presented, having low voltage and mixed mode structure has been proposed. The performance of self cascode MOSFET current mirror is optimized with high output impedance and can operate at 1 V or below. Simulation results conform to Analog Mentor tools having Design Architect for schematics and Eldonet for SPICE simulation, with input reference current of 20\(\mu\)A. This review paper presents a comparative performance study of self cascode current mirror with other current mirrors.

Keywords: current mirrors, cascode current mirror, low voltage analog circuit.

I. INTRODUCTION

To meet the needs of present era of low power portable electronic equipment, many low voltage design techniques have been developed. This led to the analog designers to look for innovative design techniques like Self cascode CMOS Current Mirror [1-5]. In this paper, we have investigated the merits and demerits of various current mirror configurations. For this we designed the basic current mirror first then improved our results by using various configurations like cascode current mirror, Wilson current mirror and finally the current mirror based on self cascode CMOS and analyzed its results through the SPICE simulations for 0.35 micron CMOS technology.

II. BASIC MOSFET CURRENT MIRROR

The basic current mirror can also be implemented using MOSFET transistors (Fig. 1). Transistor M1 is operating in the saturation or active mode, and so is M2. In this setup, the output current IOUT is directly related to IREF, as discussed next. Simulation results for \(I_{out}\) vs \(V_{DS}\) curve for Basic Current Mirror is shown in fig 2. For a current mirror, neglecting channel length modulation:-

\[
I_{out} = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) _2 (V_{gs} - V_{th})^2
\]

\[
I_{ref} = \frac{1}{2} \mu_n C_{ox} \left( \frac{W}{L} \right) _1 (V_{gs} - V_{in})^2
\]

When eq. 1 is divided by eq. 2, we have

\[
I_{out} = I_{ref} \left( \frac{W}{L} \right) _2 / \left( \frac{W}{L} \right) _1
\]

Limitations

1. As we can see from the basic current mirror circuit current gain is poor and the output current is having the channel length modulation effects. This is verified in eq. 3

III. CASCODE CURRENT MIRROR

The idea of cascode structure is employed to increase the output resistance (Fig.3) and the implementation requires NMOS technology. It is used to remove the drawback of channel length modulation in basic current mirror. In the simulation results of basic current mirror the channel length modulation effect was not considered. In practice, this effect results in significant error in copying currents. The circuit features a wide output voltage swing and requires an input voltage of approximately one diode drop plus a saturation voltage. By maintaining the input transistors in saturation, the output current will track the input current, regardless of increases in ambient temperature [6, 7, 8].
Simulation results for \( I_{\text{out}} \) vs \( V_{ds} \) curve for Cascode Current Mirror are shown in fig 4.

**Advantages:**
1. Cascode current mirror eliminates the channel length modulation effect by keeping \( V_{ds1} = V_{ds2} \) constant in the ratio:
   \[
   I_{\text{out}} = I_{\text{ref}} \frac{(W/L) (1 + \lambda V_{ds2})}{(W/L) (1 + \lambda V_{ds1})}
   \]
2. Improves output resistance.

**Disadvantages**
1. Less accurate.
2. Current becomes constant for quite large value of \( V_{ds} \), e.g. in this case minimum \( V_{ds} \) is 1.2 V.
3. Body effect is also present which disturbs the output current.

---

**IV. WILSON CURRENT MIRROR**

A Wilson current mirror or Wilson current source is a circuit configuration designed to provide a constant current (Fig:5). This circuit has the advantage of virtually eliminating the current mismatch of the conventional current mirror thereby ensuring that the output current \( I_{\text{out}} \) is almost equal to the reference or input current \( I_{\text{ref}} \) thus eliminating the drawbacks of cascode structure. Simulation results for \( I_{\text{out}} \) vs \( V_{ds} \) curve for Wilson Current Mirror are shown in fig 6.

**Advantages:**
1. Curve is much flatter than basic and cascode current mirrors.
2. Output resistance becomes even much higher than cascode current mirror. This is caused by two positive feedback effects.

**Disadvantages:**
1. Current becomes constant for quite large value of \( V_{ds} \), e.g. in this case minimum \( V_{ds} \) is 1.22V.

---

**V. LOW VOLTAGE SELF CASCODE CURRENT MIRROR**

A self cascode current mirror is proposed that required a low bias voltage of order of ± 1.0V [9, 10]. The selection criterion for \( I_3 \) is to ensure lower \( V_{in} \). \( I_2 \) is selected to ensure ON condition for M6 (Fig:7). The aspect ratios of different transistors are given in TABLE1. The small signal transfer analysis of this circuit at 20 μA gave the current gain, i.e. \( I_{out} \)/\( I_{in} = 1 \), and output resistance as 10 MΩ. The power dissipation for this is high. Simulation results for \( I_{\text{out}} \) vs \( V_{ds} \) curve for Self Cascode Current Mirror are shown in fig 8. This approach of increasing the \( W/L \) aspect ratios works
effectively at low bias voltage \(V_{\text{in}}\) of 1 V making it quite attractive for biasing analog circuits requiring high output resistance and gain. Hence they can be used as load resistances in CM circuits. They can extensively be used where power supply requirements are not the constraint.

**Advantages:**
1. High performance since output current is constant for low value of \(V_{\text{ds}}\).
2. High output impedance.

**Disadvantages:**
1. Power dissipation is high.

![Fig 7](image)

**Design specifications:**

<table>
<thead>
<tr>
<th>MOSFETs</th>
<th>Type</th>
<th>W/L</th>
</tr>
</thead>
<tbody>
<tr>
<td>MS1,MS2,MS3</td>
<td>NMOS</td>
<td>70 to 14/0.35</td>
</tr>
<tr>
<td>MS4,MS5,MS6</td>
<td>NMOS</td>
<td>5.25/0.35</td>
</tr>
<tr>
<td>M1,M2</td>
<td>PMOS</td>
<td>5.25/0.35</td>
</tr>
</tbody>
</table>

**Simulation results:**

![Fig 8](image)

**Table 3:** Comparison of different current mirrors

<table>
<thead>
<tr>
<th>Current Mirrors</th>
<th>Stability</th>
<th>Output resistance</th>
<th>Min. output voltage(V)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Basic current mirror</td>
<td>Poor</td>
<td>126 K</td>
<td>0.254</td>
</tr>
<tr>
<td>Cascode current mirror</td>
<td>Good</td>
<td>1.07 M</td>
<td>1.22</td>
</tr>
<tr>
<td>Wilson current mirror</td>
<td>Better</td>
<td>2 M</td>
<td>1.27</td>
</tr>
<tr>
<td>Low voltage</td>
<td>Excellent</td>
<td>10 M</td>
<td>0.26</td>
</tr>
</tbody>
</table>

**References References Referencias**

This page is intentionally left blank