

GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING ELECTRICAL AND ELECTRONICS ENGINEERING Volume 12 Issue 5 Version 1.0 April 2012 Type: Double Blind Peer Reviewed International Research Journal Publisher: Global Journals Inc. (USA) Online ISSN: 2249-4596 & Print ISSN: 0975-5861

# Modeling of Dc Link Capacitor Voltage Balance in 3-Level Inverter Using Space Vector Modulation Technique

By Mr. Srinivas Dasam & Dr. BV Sankerram

#### JIS College of Engineering

*Abstract* - A new simplified space vector PWM method for a three-level inverter is proposed in this paper. The three level inverter has a large number of switching states compared to a two-level inverter. In the proposed scheme, three-level space vector PWM inverter is easily implemented than as conventional two-level space vector PWM inverter. This paper presents a novel DC link balancing scheme for a back-to-back system with three-level diode clamped topologies. The proposed algorithm is improvement of the variable switching frequency control strategy formerly introduced with the threelevel back-to-back system and it relays on measurement of adjacent capacitor voltages which provide information about the potential variation in consecutive nodes of the three-level DC link network, Therefore, the proposed method can also be applied to multilevel inverters. In this work, a three-level inverter using space vector modulation strategy has been modeled and simulated.

*Keywords :* Multi level Inverter, voltage balance, switching states, Dc-link, SVM, power factor. GJRE- F Classification : FOR Code: 0906

# MODELING OF DC LINK CAPACITOR VOLTAGE BALANCE IN 3-LEVEL INVERTER USING SPACE VECTOR MODULATION TECHNIQUE

Strictly as per the compliance and regulations of:



© 2012. Mr. Srinivas Dasam & Dr. BV Sankerram. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

# Modeling of Dc Link Capacitor Voltage Balance in 3-Level Inverter Using Space Vector Modulation Technique

Mr. Srinivas Dasam<sup>a</sup> & Dr. BV Sankerram<sup>o</sup>

Abstract - A new simplified space vector PWM method for a three-level inverter is proposed in this paper. The three level inverter has a large number of switching states compared to a two-level inverter. In the proposed scheme, three-level space vector PWM inverter is easily implemented than as conventional two-level space vector PWM inverter. This paper presents a novel DC link balancing scheme for a back-to-back system with three-level diode clamped topologies. The proposed algorithm is improvement of the variable switching frequency control strategy formerly introduced with the threelevel back-to-back system and it relays on measurement of adjacent capacitor voltages which provide information about the potential variation in consecutive nodes of the three-level DC link network, Therefore, the proposed method can also be applied to multilevel inverters. In this work, a three-level inverter using space vector modulation strategy has been modeled and simulated.

*Keywords : Multi level Inverter, voltage balance, switching states, Dc-link, SVM, power factor* 

### I. INTRODUCTION

ecently, developments in power electronics and semiconductor technology have lead improvements in power electronic systems. Hence, different circuit configurations namely multilevel inverters have became popular and considerable interest by researcher are given on them [1-2]. The output voltage waveforms in multilevel inverters can be generated at low switching frequencies with high efficiency and low distortion. In recent years, beside multilevel inverters various pulse width modulation (PWM) techniques have been also developed. Space vector PWM (SVPWM) technique is one of the most popular techniques gained interest recently. This technique results in higher magnitude of fundamental output voltage available as compared to sinusoidal PWM. However. SVPWM algorithm used in three-level inverters is more complex because of large number of inverter switching states. One of the advantages of multilevel inverters is that the voltage stress on each switching device is reduced. In addition, multilevel waveforms feature have less harmonic content compared to two level waveforms operating at the same switching frequency. In this paper, modeling and simulation of a multilevel inverter using cascaded inverters with separated DC sources have been performed with R-L load using Simulink/ MATLAB package program. In multilevel inverters, it is easy to reach high voltage levels in high power applications with lower harmonic distortion and switching frequency, which is very difficult to get this performance with conventional two level inverters. Minimum level number of a multilevel inverter is three and three-level inverter structure is chosen in this work.

#### a) multilevel concept

This paragraph has the aim to introduce to the general principle of multilevel behavior. Considering Figure 1.), the voltage output of a 3-level inverter leg can assume three values: 0, E or 2E. In Figure 1.1c) a generalized n-level inverter leg is presented. Even in this circuit, the semiconductor switches have been substituted with an ideal switch which can provide n different voltage levels to the output. In this short explanation some simplifications have been introduced. In particular, it is considered that the DC voltage sources have the same value and are series connected. In practice there are no such limits, then the voltage levels can be different. This introduces a further possibility which can be useful in multiphase inverters, as it will be shown in the following. A three-phase inverter composed by n-level legs will be considered for the analysis. Obviously the number of phase-to-neutral voltage output levels is n. The number k of the line-toline voltage levels is given by

$$k = 2n - 1 \tag{1}$$

Considering a star connected load, the number p of phase voltage levels is given by

$$p = 2k - 1 \tag{2}$$

For example, considering a 5-level inverter leg, it is possible to obtain 9 line-to-line voltage level (3 negative levels, 3 positive levels and 0) and 17 phase voltage levels. Higher is the number of levels better is the quality of output voltage which is generated by a greater number of steps with a better approximation of a sinusoidal wave. So, increasing the number of levels gives a benefit to the harmonic distortion of the generated voltage, but a more complex control system is required, with the respect to the 3-level inverter.

Author α : Assoc. Professor, kits, A. P., India. E-mail : srinu\_vaseee@yahoo.in Author σ : professor, jntuh, A. P., India.



Fig. 1 : 3-level diode-clamped leg of multilevel inverter

Diode-clamped Operating principle: In Figure 1 a 3-level diode-clamped leg is shown it is easy to extend the scheme to a generic n-level configuration. The DC bus voltage is split in two and four equal steps respectively by capacitor banks. In this way, no extra DC sources are needed with respect to the standard 2-level inverter. The voltage between two switches is clamped through the diodes in the middle of the structure, called *clamping diodes*. Anyway, to better understand how a diode-clamped works, it is preferred to use series connected diodes; in this way, the reverse voltage drop of all the diodes is the same and is equal to the voltage fixed by a capacitor. For a generic n-level diodeclamped the diode reverse voltage is given by (3)

$$Vr = E/n-1 \tag{3}$$

#### In 3-level diode-clamped it is 2

Vr = E/2 this voltage drop is also the reverse voltage each switch has to block. Now it is clear that increasing the levels means a reduction of the stress over the components, considering the same DC bus voltage. Unfortunately, higher is the number of levels higher is the number of components. Increasing of one level involve the use of one capacitor, two switches and a lot of diodes more. In fact the number of clamping diodes used in a diode-clamped is related to the number of level by the following expression:  $N_{\rm Diodes}$  = (n 1) (n 2)

Focusing the attention to the 3-level leg, it is possible to find the relationship between the state of the switches and the output voltage AO V. Before all consideration, a right switches configuration must avoid every kind of shortcut. So, it is simple to understand that all the switches cannot be simultaneously turned on.

*Table1* : The relationship between the state of the switches and the output voltage

	Switche	es state		
<b>T</b> <sub>1</sub>	<b>T</b> <sub>2</sub>	$T_{1}^{1}$	$T_{2}^{1}$	V <sub>AO</sub>
1	1	0	0	Е
0	1	1	0	E/2
0	0	1	1	0
1	0	0	1	Undefined



Fig2 : Three-level Capacitor-Clamped Multilevel inverter

There are also other dangerous configurations, but they can be avoided switching 1 T and 1 T' in a complementary way. The same has to happen for 2 T and 2 T'. Considering these conditions there are only four possible configurations a 3-level diode-clamped leg can assume and they are shown in Table 1 with the agreement to identify switches on-state with 1 and off state with 0. Not all the four configuration leads to a proper leg output voltage, because when 1 T in on and 2 T is off there is no defined path for the load current because whether 2 T or 1 T' are not conducting, so the current flows throughout the free-willing diodes and the output voltage de pendson it. As it is possible to see from Table1. There are no intra-phase redundant states in 3-level diode-clamped.

#### II. ANALYSIS OF SPACE VECTOR PWM METHOD FOR THREE-LEVEL INVERTERS

A schematic drawing of a multilevel inverter using cascaded inverters with separated DC sources is shown in Fig.2. Three-phase output voltage waveforms are generated by various switching combination of the switches in each H-bridge converter resulting three levels at the output phase voltage waveforms as +E/2,0,-E/2. The switching states of the inverter are summarized in Table2 where x represents the output phases, a, b and c [4].

Table 2: The switching s	states	of the	inverter
--------------------------	--------	--------	----------

V <sub>x0</sub>	S <sub>X1</sub>	S <sub>X2</sub>	Š <sub>X1</sub>	S <sub>X2</sub> ,
V <sub>dc</sub> /2	1	0	0	1
0	1	1	0	0
0	0	1	0	1
-V <sub>dc</sub> /2	0	1	1	0



Fig.3 : Schematic diagram of proposed SVPWM

The principle of SVPWM method is that the command voltage vector is approximately calculated by using three adjacent vectors. The duration of each voltage vectors obtained by vector calculations; where V1, V2, and V3 are vectors that define the triangle region in which V\* is located. T1, T2 and T3 are the corresponding vector durations and Ts is the sampling time. In a three-level inverter similar to a two-level inverter, each space vector diagram is divided into 6 sectors. For simplicity here only the switching patterns for Sector A will be defined so that calculation technique for the other sectors will be similar. Sector A is divided into 4 regions as shown in Fig.3 where all the possible switching states for each region are given as well. SVPWM for three-level inverters can be implemented by considering the following steps;

- 1. Determine the sector,
- 2. Determine the region in the sector,
- 3. Calculate the switching times, Ta, Tb, Tc
- 4. Find the switching states.



Fig3. (a) : Schematic diagram of proposed SVPWM

#### a) Determining the sector

 $\alpha$  is calculated and then the sector, in which the command vector V\* is located, is determined as; If  $\alpha$  is between  $0^{\circ} \le \alpha < 60^{\circ}$ , then V\* will be in Sector A, If  $\alpha$  is between  $60^{\circ} \le \alpha < 120^{\circ}$ , then V\* will be in Sector B, If  $\alpha$  is between  $120^{\circ} \le \alpha < 180^{\circ}$ , then V\* will be in Sector C,

If  $\alpha$  is between  $180^{\circ} \le \alpha < 240^{\circ}$ , then V\* will be Sector D, If  $\alpha$  is between  $240^{\circ} \le \alpha < 300^{\circ}$ , then V\* will be Sector E, If  $\alpha$  is between  $300^{\circ} \le \alpha < 360^{\circ}$ , then V\* will be Sector F.

b) Determining the region in the sector: For that



Fig.3(b) : Schematic diagram of proposed SVPWM

From Fig.4 (b) m2 and m1 can be calculated as;

$$a = m_2 = \frac{b}{\sin(\pi/3)} = \frac{2}{\sqrt{3}} b = \frac{2}{\sqrt{3}} .m_n .sin\alpha$$
$$m_1 = m_n .cos\alpha - \left(\frac{2}{\sqrt{3}} .m_n .sin\alpha\right) cos(\pi/3)$$
$$m_1 = m_n (cos\alpha - \frac{sin\alpha}{\sqrt{3}})$$

And then,

If m1, m2 and (m1+m2) < 0.5, then V\* is in Region 1, If m1 > 0.5, then V\* is in Region 2,

If m2 > 0.5, then V\* is in Region 3,

If m1 and m2< 0.5 and (m1+m2) > 0.5, then V\* is in Region 4.

c) Calculating the switching times, Ta, Tb, Tc

Ta, Tb, Tc switching times for Sector A is given in Table.3.

Table 3 : Switching times for Sector A	Д.
--	----

	-	
	Region I	Region II
Ta	$1.1*m*T_s*sin((\pi/3)-\alpha)$	$T_s(1-1.1*m*sin(\alpha+\pi/3))$
Tb	$T_{a}/2(1-(2*1.1*\sin(\alpha+\pi/3)))$	1.1*T <sub>s</sub> *m*sinα
Tc	1.1*T <sub>s</sub> *sina	$T_s/2((2*1.1*m*\sin(\pi/3-\alpha))-1)$
	Region III	Region IV
Ta	<b>Region III</b> T <sub>s</sub> /2(1-2*1.1*m* sinα)	<b>Region IV</b> T <sub>\$</sub> /2(2*1.1*m*sin(α)-1)
T <sub>a</sub> T <sub>b</sub>	<b>Region III</b> T <sub>2</sub> /2(1-2*1.1*m* sinα) T <sub>2</sub> /2(2*1.1*m*sin(π/3+α)-1)	<b>Region IV</b> T <sub>2</sub> /2(2*1.1*m*sin(α)-1) 1.1*m*T <sub>s</sub> *sin((π/3)-α)
T <sub>a</sub> T <sub>b</sub> T <sub>c</sub>	$\begin{array}{c} \textbf{Region III} \\ T_{s}/2(1-2^{*}1.1^{*}m^{*}\sin\alpha) \\ T_{s}/2(2^{*}1.1^{*}m^{*}\sin(\pi/3+\alpha)-1) \\ T_{s}/2(1+2^{*}1.1^{*}m^{*}\sin(\alpha-\pi/3)) \end{array}$	$\frac{\text{Region IV}}{T_{s}^{\prime}2(2^{*}1.1^{*}m^{*}\sin(\alpha)-1)}$ $1.1^{*}m^{*}T_{s}^{*}\sin((\pi/3)-\alpha)$ $T_{s}(1-(1.1^{*}m^{*}\sin(\alpha+\pi/3)))$

#### d) Finding the switching states

By considering the switching transition of only one device at any time; the switching orders given below are obtained for each region located in Sector A if all switching states in each region are used. Therefore, switching signals for Sector A are;

Region 1:-1-1, 0-1-1, 00-1, 000, 100, 110, 111 Region 2: 0-1-1, 1-1-1, 10-1, 100 Region 3: 0-1-1, 11-1, 10-1, 100, 110 Region 4: 00-1, 10-1, 11-1, 110



*Fig.4*: Switching Signals of Sector A: (a) Region.1, (b) Region 2, (c) Region 3, (d) Region 4



*Fig.5* : switching sequence for three-level SVPWM inverter

# III. Capacitor Balancing for Didde Clamped three Level Didde

Voltage unbalance problem appears as the result of non-uniform switching of the semi-conductors from bottom and upper inverter's groups. Potentials difference on capacitors produce current in zero -point of the inverter (point between condensers of the bottom and upper group), which from one side causes supercharging one of the capacitances and from second unloading the other one (this phenomena takes place, when inverter's zero - point is separated from source neutral line). During following cycles of modulation, voltages on capacitors attain different levels in result of that compensated current is not shaped correctly. One from methods of assurance of stabilization is interference in switching strategy of the semiconductors [5]. One can reach this adding suitable constant component to reference current for every from three phases separately (this does not cause changes on effective exit voltages and currents of the inverter). This suitable constant component one can receive from measured voltages difference UC1 and UC2 on each capacitor. Second method of voltage stabilization is addition the same constant component to two triangular courses (Fig.3.). This gives finally the same effect but permits to obtain better formation of compensating currents.



Fig.6 : Balancing circuit for 3- levels Diode clamped

## IV. Results & Discussion

Simulation of different modulation scheme for Multilevel Inverter.



*Fig. 7 :* MATLAB Simulation for Selective harmonic elimination method

Different modulation scheme for multilevel inverter are explain in Chapter 2. Of these different schemes a) Selective Harmonic elimination b) SPWM method are simulated.

Fig7 gives simulation result for selective harmonic elimination method where for eliminating  $3^{rd}$  and  $5^{th}$  harmonic, switching angles are selected as  $\alpha_3 = 12^{\circ}$  and  $\alpha_5 = 48^{\circ}$  as discussed in 2.4 section. FFT for this method is given Fig. 8

In SPWM method of modulation for multilevel inverter numbers of carriers are used. Arrangements of these carriers come with different variants as explain in 8 Fig. 9 gives (a) carrier arrangement, (b) output voltage and (c) FFT for PH disposition (All carriers are in phase) SPWM method for 5-level inverter. ( $f_c = 1050$  Hz,  $f_m = 50$  Hz)



Fig.8 : MATLAB Simulation for FFT method



*Fig. 9*: gives (a) carrier arrangement, (b) output voltage and (c) FFT for PO disposition (All carries above the zero reference are in phase, but in opposition with those below ) SPWM method for 5-level inverter.( $f_c = 1050 \text{ Hz}$ ,  $f_m = 50 \text{ Hz}$ )

## V. CONCLUSION

In this work all main topologies of multilevel inverter are explained. For controlling multilevel inverter different modulation scheme are used. Of these different modulation schemes SPWM method has gained more interest in industrial application In this thesis work a new mathematical model based SPWM scheme is proposed which calculate exact instant of crossing of reference sine waveform with carrier signal and modify sampled value of reference signal based on this information to achieve performance same as that with natural SPWM. Results obtain from MATLAB simulations validate the proposed scheme which give better performance of proposed scheme over the other scheme on the basis of output phase delay and output THD. The proposed control algorithm used in the three level inverter can be easily applied to multilevel inverters. It has been shown that high quality waveforms at the output of the multilevel inverter can be obtained even with 1 kHz of low switching frequency.

#### **References** Références Referencias

- Ryszard Strzelecki, Grzegorz Benysek, Jacek Rusiński, Emil Kot, "Analysis of DC Link Capacitor Voltage Balance in Multilevel Active Power Filters", EPE 2001 – Gratz.
- 2. Bhagwat P.M. and Stefanovic V.R. "Generalized Structure of A Multilevel Inverter", IEEE Trans. on Ind. A., Vol. IA-19, no.6, pp. 1057-1069, 1983.
- Mondal S.K., Pinto J.O.P., Bose B.K., "A Neural-Network-Based Space Vector PWM Controller for a Three-Level Voltage-Fed Inverter Induction Motor Drive", IEEE Trans. on Industrial App., Vol. 38, no. 3, pp.660-669, May/June 2002.
- Lee Yo-Han, Suh Burn-Seok, Choi Chang-Ho, Hyun Dong-Seok, "A New Neutral Point Current Control for a 3-level Converter/Inverter Pair System", IEEE Trans on Industrial App., Vol. 3, pp. 1528-1534, 1999.
- Kocalmis, A., "Modelling and Simulation of A Multilevel Inverter Using SVPWM", MSc Thesis, Institute of Science, Firat University, 2005
- 6. Ayşe Kocalmış, Sedat Sünter "Simulation of a Space Vector PWM Controller For a Three-Level Voltage-Fed Inverter Motor Drive", 23119, Elazig
- F. Liu , S. Duan , F. Liu , B. Liu, and Y. Kang "A variable step size INC MPPT method for PV systems," IEEE Trans. Ind. Electron., vol. 55, no. 7, pp. 2622-2628, July 2008.
- A. Varnham, A. Al-Ibrahim, G. Virk, D. Azzi, Soft-Computing Model-Based Controllers for Increased Photovoltaic Plant Efficiencies, IEEE Trans. Energy Conv., pp. 873-880, vol. 22, no. 4, Dec. 2007.
- A. Kim and M. Youn, "New maximum power point tracker using sliding-mode observer for estimation of solar array current in the grid-connected photovoltaic system," IEEE Trans. Ind. Electron., vol. 53, no. 4, pp. 1027–1035, June 2006.
- D. Casadei, G. Grandi and C. Rossi, "Single-phase single-stage photovoltaic generation system based on a ripple correlation control maximum power point tracking," IEEE Trans. Energy Convers., vol. 21, no. 2, pp. 562-568, June 2006.

- 11. D. Shmilovitz, "On the control of photovoltaic maximum power point tracker via output parameters," IEE Proc.-Electr. Power Appl., vol. 152, no. 2, Mar. 2005.
- 12. Denis Lenardic, "Large-Scale Photovoltaic Power Plants - Annual Review 2008," pvresources.com, pp. 11-15, May 2009.

© 2012 Global Journals Inc. (US)