Global Journal of Researches in Engineering: F
Electrical and Electronics Engineering
Volume 14 Issue 4 Version 1.0 Year 2014
Type: Double Blind Peer Reviewed International Research Journal
Publisher: Global Journals Inc. (USA)
Online ISSN: 2249-4596 & Print ISSN: 0975-5861

Novel Design of BCD to Excess-3 Code Converter in Quantum Dots Cellular Automata (QCA)

By Anisur Rahman, Md. Ahsan Habib, Ali Newaz Bahar & Ziaur Rahman
Mawlana Bhashani Science and Technology University, Bangladesh

Abstract- Quantum-dot cellular automata (QCA) represent a new technology at the nanotechnology level. Conventional digital technologies use ranges of voltage or current to represent binary values. In contrast, QCA uses the positions of electrons in quantum dots to represent binary Values '0' and '1'. Quantum technology has gradually applied in various fields. A quantum-dot cellular automaton is projected as a promising nanotechnology for future ICs. A QCA is an array of structures known as quantum-dots. The advantages of using QCA technology are smaller circuit size, higher clock frequency, and lower power consumption. Two electrons occupy each cell. Each electron is free to tunnel between dots within one cell, but cannot leave the cell. The two electrons within each cell repel each other to diagonally opposite corners of the cell. This leaves only two stable states for each cell. These two states are used to represent logic values. The occupation of upper-left and lower-right dots represent logic '0'. In this case, the QCA cell is said to be polarized to -1. Similarly, the occupation of upper-right and lower left dots represent logic '1'. In this case, the QCA cell is said to be polarized to +1. In this paper, a BCD to excess-3 code converter circuit is proposed based on QCA logic gates: the 3-input MV OR gate, 3-input MV AND gate, MV NOT gate. This 3-input AND & 3-input OR gates, 3-input complex gates, multi-input complex gates. The proposed circuit is a remising future in constructing of nano-scale low power consumption information processing system and can stimulate higher digital applications in QCA.

Keywords: quantum cellular automata (QCA); QCA logic gates; BCD-to-excess-3 code converter in QCA; 3-input QCA and gate, BCD by QCA.

GJRE-F Classification : FOR Code: 090699

Strictly as per the compliance and regulations of :

© 2014. Anisur Rahman, Md. Ahsan Habib, Ali Newaz Bahar & Ziaur Rahman. This is a research/review paper, distributed under the terms of the Creative Commons Attribution-Noncommercial 3.0 Unported License http://creativecommons.org/licenses/by-nc/3.0/), permitting all non commercial use, distribution, and reproduction in any medium, provided the original work is properly cited.

Novel Design of BCD to Excess-3 Code Converter in Quantum Dots Cellular Automata (QCA)

Anisur Rahman [α], Md. Ahsan Habib [σ], Ali Newaz Bahar [ρ] & Ziaur Rahman [ω]

Abstract- Quantum-dot cellular automata (QCA) represent a new technology at the nanotechnology level. Conventional digital technologies use ranges of voltage or current to represent binary values. In contrast, QCA uses the positions of electrons in quantum dots to represent binary Values '0' and '1'. Quantum technology has gradually applied in various fields. A quantum-dot cellular automaton is projected as a promising nanotechnology for future ICs. A QCA is an array of structures known as quantum-dots. The advantages of using QCA technology are smaller circuit size, higher clock frequency, and lower power consumption. Two electrons occupy each cell. Each electron is free to tunnel between dots within one cell, but cannot leave the cell. The two electrons within each cell repel each other to diagonally opposite corners of the cell. This leaves only two stable states for each cell. These two states are used to represent logic values. The occupation of upper-left and lower-right dots represent logic '0'. In this case, the QCA cell is said to be polarized to -1. Similarly, the occupation of upper-right and lower left dots represent logic '1'. In this case, the QCA cell is said to be polarized to +1. In this paper, a BCD to excess-3 code converter circuit is proposed based on QCA logic gates: the 3-input MV OR gate, 3-input MV AND gate, MV NOT gate. This 3-input AND & 3-input OR gates, 3-input complex gates, multi-input complex gates. The proposed circuit is a remising future in constructing of nano-scale low power consumption information processing system and can stimulate higher digital applications in QCA.

Keywords: quantum cellular automata (QCA); QCA logic gates; BCD-to-excess-3 code converter in QCA; 3-input QCA and gate, BCD by QCA.

I. Introduction

Quantum technology has gradually applied in various fields [1, 2]. Quantum-dot cellular automata are projected as a promising nanotechnology for future ICs [3, 4]. A QCA is an array of structures known as quantum-dots. Computing with QCA is achieved by the tunneling of individual electrons among the quantum-dots inside individual electrons among the quantum-dots inside a cell and the classical columbic interaction among them.

A quantum cell can be viewed as a set of four charge containers or dots positioned at the corners of a square, as shown in Fig.1. It contains two extra mobile electrons. The electrons can quantum mechanically tunnel between dots but cannot come out from the cell and are forced to settle at the corner positions due to coulomb interaction. Thus, there exist two equivalent energetically minimal arrangements for the electrons in a QCA cell (Figure 1), a QCA cell and its binary Logic are shown, the energetically position of the diagonal electrons identifies the binary logic 0 or 1. This phenomenon is useful in nanotechnology which affects high resolution fast electronic circuits.



Figure 1 : A QCA cell and its binary logic

The QCA cells themselves comprise the interconnecting wires as described in [4]. An example of a QCA wire is shown in Figure 2. In this example, a value of 1 is transmitted along the wire. Only a slight polarization in a cell is required to fully polarize its neighbor. The direction for the flow of information through a gate or a wire is controlled by a four stage clocking system described in [4] which raises and lowers barriers between the cells.



Figure 2 : QCA Wire

Described in [3] were other logic gates formed by restricting the polarity of one input to the 3-input majority gate to be a constant value. Figure 3 illustrates a 2-input AND gate and a 2-input OR gate formed in this manner. By replacing input c with a cell having a fixed

Author α σ ρ ω: Department of Information and Communication Technology, Mawlana Bhashani Science and Technology University, Tangail, Bangladesh. e-mail: bahar_mitdu@yahoo.com

© 2014 Global Journals Inc. (US)

polarity of 0, the 3-input majority gate functions as an AND gate. In the example AND gate on the left side of Figure 3., out = ab. Similarly, replacing input c with a cell having a fixed polarity of 1 creates a 2-input OR gate. In the example OR gate on the right side of Figure 3, out = a+b.



Figure 3 : 2-input AND & 2-input OR gates

The QCA cells can form the primitive logic gates shown in Figure 4 (inverter gate).



Figure 4 : inverter gate

II. Proposed Circuit and Presentation

a) BCD-to-EXCESS-3 code converter

A conversion circuit must be inserted between the two systems if each uses different codes for the same information. Thus, a code converter is a circuit that makes the two systems compatible even though each uses a different binary code. To convert from binary code A to binary code B, the input lines must supply the bit combination of elements as specified by code A and the output lines must generated the corresponding bit combination of code B. A combinational circuit performs this transformation by means of logic gate. The design procedure of code converters will be illustrated by means of a specific example of conversion from the BCD to the excess-3 code. The bit combinations for the BCD and excess-3 code [5] listed in Table 1. Since each code uses four bits to represent a decimal digit, there must be four input variables and four output variables. Let us designate the four input binary variables by the symbols A,B,C and D and the four output variables by the W,X,Y and Z .The truth table relating the input and output variables is shown in Table 2. The bit combinations for the inputs and their corresponding outputs are obtain directly from Table 1. We note that four binary variables may have 16bit combinations, only 10 of which are listed in the truth table. The six bit combinations not listed for the input variables are don't-care combinations. Since they will never occur, we are liberty to assign to the output variables either a 1 or a 0, whichever gives a similar circuit. The manipulation of BCD-to-excess code converter, shown below, illustrates the flexibility obtain with multiple-output systems when implemented with three or more levels of gates.

Z= D'
Y= CD+(C+D)'
Z= B'(C+D) + B(C+D)'
W= A + B(C+D)

Table 1 : Truth table for decimal input to binary output

Decimal digit	BCD	Excess-3
0	0000	0011
1	0001	0100
2	0010	0101
3	0011	0110
4	0100	0111
5	0101	1000
6	0110	1001
7	0111	1010
8	1000	1011
9	1001	1100

Table 2 : Truth table for BCD input to Excess-3 output

Input BCD				Output Excess-3- code			
A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	1	1
1	0	0	1	1	1	0	0

b) BCD-to-EXCESS-3 code converter gate in QCA

The block diagram of QCA is the BCD-to-excess-3 code converter gate shown in Fig.5. The BCD-to-excess-3 code converter gate has four inputs and four outputs asshown in figure 5. Uses eight majority voter (MV) gate and two NOT gate to design BCD-to-excess-3 code converter in QCA as shown in Figure 5.The fundamental logic gate for QCA is the BCD-to-excess-3 code converter gate shown in Figure 6 that is

© 2014 Global Journals Inc. (US)

composed of two hundred (200) cells with total area of 0.06 μm2. Four of these, representing the inputs to the cell, are labeled A, B, C and D. using the terminology of [3]. The center cell is the "device cell" that performs the calculation for three input majority voter gates in QCA. The remaining cell, labeled out, provides the output. The circuit shown in Figure 6, performs the Boolean function Z= D', Y= CD+(C+D)', X= B' (C+D) + B(C+D)', W= A + B(C+D);



Figure 5 : QCA Block Diagram of BCD-to-excess-3 code converter



Figure 6 : BCD-to-excess-3 code converter gate simulation using QCA Designer

III. Methods

First of all, the logic behind any proposed circuit is deduced and then the circuit diagram is drawn at gate level. The gate level circuit is converted to QCA layout using majority gates, inverters, etc. as described in the above sections and then these designs are simulated in QCA Designer which is the product of an ongoing research effort by the Walus Group at the University of British Columbia to create a design and simulation tool for QCA. The designer tool allows the designer to layout a QCA design and simulates it quickly. QCA Designer has provided a new platform for developers; results from simulations, using this tool, have been published by many international groups [6-11]. Results obtained by this tool are then compared to theoretical values to verify the correctness of the circuit.

IV. Simulation Result and Discussion

The circuit was functionally simulated using the QCA Designer. Figure 7 shows the simulation results of a BCD-to-excess-3 code converter gate. In the Figure, from the input signals of A, B, C and D to the output signals of Z=D', Y=CD+(C+D)', X= B'(C+D)+ B(C+D)', W= A+B(C+D) in this module goes through four clock zones; it means its delay is a full clock cycle. Therefore at the output of Z, Y, X and W are available one clock cycles after A, B , C and has been applied. On the other hand, we can consider the value of the curve shown in Figure 7.

A=0, B=0, C=0,D=0

Z= D'

=(0)'

=1

Y= CD+(C+D)'

=Maj[Maj(C,D,0),1,Maj(C,D,1)']

= Maj[Maj(0,0,0),1,Maj(0,0,1)']

=Maj[0,1,(0)']

=Maj[0,1,1]

=1

X= B' (C+D) + B(C+D)'

=Maj[Maj{B' ,0,Maj(C,1,D),}1, Maj{B,0,Maj(C,1,D)'}]

= Maj[Maj{(0)' ,0,Maj(0,1,0),}1,Maj{0,0,Maj(0,1,0)'}]

=Maj[Maj{1,0,0},1,Maj{0,0,(0)'}]

=Maj[0,1,0]

=0

W= A + B(C+D)

=Maj[A,1,Maj{B,0,Maj(C,1,D)}]

=Maj[0,1,Maj{0,0,Maj(0,1,0)}]

=Maj[0,1,Maj{0,0,0}]

=Maj[0,1,0]

=0

A= 0, B=0, C=0,D=1

Z= D'

= (1)'

= 0

Y= CD+(C+D)'

© 2014 Global Journals Inc. (US)

Y= CD+(C+D)'
=Maj[Maj(C,D,0),1,Maj(C,D,1)']
=Maj[Maj(0,1,0),1,Maj(0,1,1)']
=Maj[0,1,(1)']
=Maj[0,1,0]
=0
X= B' (C+D) + B(C+D)'
=Maj[Maj{B' ,0,Maj(C,1,D),}1, Maj{B,0,Maj(C,1,D)'}]
= Maj[Maj{(0)' ,0,Maj(0,1,1),}1,Maj{0,0,Maj(0,1,1)'}]
=Maj[Maj{1,0,1},1,Maj{0,0,(1)'}]
=Maj[1,1,0]
=1
W= A + B(C+D)
=Maj[A,1,Maj{B,0,Maj(C,1,D)}]
=Maj[0,1,Maj{0,0,Maj(0,1,1)}]
=Maj[0,1,Maj{0,0,1}]
=Maj[0,1,0]
=0



Figure 7 : Simulated waveforms for BCD-to-excess-3 code converter gate circuit

We can find the Output value of W, X, Y, Z is two level such as low and high when the various input digits of A,B,C,D . We look into the every output values of W, X, Y, Z are translating the input data successfully. Based on the mentioned reversible logic gate BCD-to-excess-3 code converter gate numeral logical circuit design method, we also construct BCD-to-excess-3 code converter gate by QCA. The sizes of layouts are measured on the basis of size of QCA cells. The All designs are carefully clocked and were functionally verified using QCADesigner; a layout and simulation tool for QCA. Finally, in Table 3, designs are compared according to number of cells, area, and delay.

Table 3 : Result analysis of proposed BCD-to-excess-3 code converter gate in QCA

Parameter	Value
Number of cells	200
Covered area (μm^2)	0.06
Clock used	4
Time delay (clock cycle)	1

V. Conclusion

This paper present a BCD-to-excess-3 code converter gate based on QCA does logic gates .This QCA circuit design provide a new functional paradigm for information encoding. In addition, QCA binary logic functions and the associated new nano-technology will provide high-speed computing, high-density applications. It is believed that QCA will become a more practical ways to create a faster and denser circuit

References Références Referencias

1. Yi Liu: Modified Quantum Genetic Algorithm Apply for Flow Shop Scheduling Problem. Journal of Computational Information Systems. Vol. 4 (2008), pp. 183 – 188.
2. Li, H., & Li, S. (2011). A Quantum Immune Evolutionary Algorithm and Its Application. Journal of Computational Information Systems, 7(8), 2972-2979.
3. Lent, C. S., Tougaw, P. D., and Prod, W.: Quantum Cellular Automata: The physics of computing with quantum dot molecules. Physics and Computation (1994), pp. 5 – 13.
4. C. S. Lent and P. D. Tougaw, .Lines of interacting quantum-dot cells: A binary wire, Journal of Applied Physics, vol. 74, no. 10, pp. 6227.6233, November 15, 1993.
5. M Morris Mano, professor of Engineering, California State University, Los Angeles,
6. Walus, K, Jullien, G, Dimitrow, V: Computer arithmetic structures for quantum cellular automata. In: Conference Record of the Thirty-Seventh Asilomar Conference on Signals, Systems and Computers, pp. 1435–1439. Pacific Grove (9–12 November 2003).
7. Orlov, A, Islamshah, A, Kummamuru, RK, Ramasubramaniam, R, Toth, G, Lent, CS, Bernstein, GH, Snider, GL: Experimental demonstration of clocked single-electron switching in quantum-dot cellular automata. Appl Phys Lett 77(2), 295–297 (2000).
8. MostafaRahimi, A, Kavehei, O, Navi, K: A novel design for quantum-dot cellular automata cells and full adders. J Appl Sci 7, 3460–3648 (2012).

© 2014 Global Journals Inc. (US)

9. Walus, K, Schulhof, G, Jullien, GA: High level exploration of quantum-dot cellular automata (QCA). In: Conf. Rec. 38th Asilomar Conf. Signals, Systems and Computers, Pacific Grove, p. 3033. (7–10 November 2004).
10. Townsend, WJ, Abraham, JA: Complex gate implementations for quantum dot cellular automata. In: Proc. 4th IEEE Conference Nanotechnology, Pacific Grove, pp. 625–627. (16– 19 August 2004).
11. Kumar, R, Bollapalli, KC, Garg, R, Soni, T, Khatri, SP: A robust pulsed flip-flop and its use in enhanced scan design. In: IEEE International Conference on Computer Design 2009, ICCD 2009, pp. 97–102. , Lake Tahoe (4–7 October 2009).

© 2014 Global Journals Inc. (US)

Global Journal of Researches in Engineering (F) Volume XIV Issue IV Version I Year 2014
12

This page is intentionally left blank

© 2014 Global Journals Inc. (US)