



GLOBAL JOURNAL OF RESEARCHES IN ENGINEERING: F  
ELECTRICAL AND ELECTRONICS ENGINEERING  
Volume 14 Issue 5 Version 1.0 Year 2014  
Type: Double Blind Peer Reviewed International Research Journal  
Publisher: Global Journals Inc. (USA)  
Online ISSN: 2249-4596 & Print ISSN: 0975-5861

## Low Power Conditional Sum Adder using Modified Ripple Carry Adder

By Anjana R., Vicky Kanoji & Ajay Somkumar

*Bharathiar University, India*

*Abstract-* Carry select adder (CSeLA) is mainly used to alleviate the propagation delay caused by carry bit and upon which sum bit is generated. It produces  $n+1$  sum from  $n$  bits. In this Paper, a simple Gate level implementation of regular Carry Select Adder is compared with our proposed work. Based on the comparison made in terms of power, delay and area, it is found that there is considerable reduction in area and power with delay overhead. Both regular and proposed methods are modeled using 180nm CMOS technology. From the results obtained, it is clear that proposed CSeLA is better than regular CSeLA.

*Keywords:* CMOS, delay efficient, CSeLA, low power, Propagation delay.

*GJRE-F Classification :* FOR Code: 290903p, 090607



*Strictly as per the compliance and regulations of :*



# Low Power Conditional Sum Adder Using Modified Ripple Carry Adder

Anjana R. <sup>α</sup>, Vicky Kanoji <sup>σ</sup> & Ajay Somkumar <sup>ρ</sup>

**Abstract-** Carry select adder (CSeLA) is mainly used to alleviate the propagation delay caused by carry bit and upon which sum bit is generated. It produces n+1 sum from n bits. In this Paper, a simple Gate level implementation of regular Carry Select Adder is compared with our proposed work. Based on the comparison made in terms of power, delay and area, it is found that there is considerable reduction in area and power with delay overhead. Both regular and proposed methods are modeled using 180nm CMOS technology. From the results obtained, it is clear that proposed CSeLA is better than regular CSeLA.

**Keywords:** CMOS, delay efficient, CSeLA, low power, Propagation delay.

## I. INTRODUCTION

Designing power efficient, high performance adder is one of the major concerns as far as VLSI Sub system is considered. Speed is usually limited due carry propagation bit of an adder. The sum of final bit is generated by the carry propagation from the previous bit to next stage. The CSeLA consists of two multiplexed ripple carry adder and performs operation in parallel with carry  $C_{in}=0$  and  $C_{in}=1$ , then final sum is selected through multiplexer (mux). Due to multiplexed RCA, there is considerable increase in area, which reveals that there is scope for reduction in area [2].

The main idea behind this work is to compare regular carry select adder with modified carry select adder. The modified carry select adder uses Boolean function based RCA along with modified XOR gate. The main advantage of this modified RCA comes with reduced gate count than the n-bit Full adder circuit.

This paper is organized as follows. Section II deals with the delay and area measurement of conventional full adder. Section III explains the Boolean function based RCA design. Section IV shows the comparison between proposed methods with regular CSeLA. Section V shows the power and delay evaluation of regular CSeLA and modified CSeLA. The implementation method and results obtained are analyzed in Section VI. The work is finally concluded in Section VII.

*Author α:* Research Scholar, Deeksha Integrated, Bharathiar University, India. e-mail: anjana.lit@lvs.co.in

*Author σ:* UG Student, Laxmi Institute of Tech, Sarigam, Gujarat, India. e-mail: vickykanoji@gmail.com

*Author ρ:* Department of Electronics Engineering, MANIT, Bhopal, India. e-mail: asomkumar@gmail.com

## II. DELAY AND AREA EVALUATION OF CONVENTIONAL ADDER

The XOR gate is implemented using conventional AOI logic. The delay and area is found from this AOI logic, with the assumption that each gate having delay equal to one and the gate with the longest path contribute critical path delay. The total number of gate in AOI logic contributes to total area of logic block. Based on this method, 2:1 Mux, full adder, half adder, XOR are evaluated.

Table 1 : Delay and area evaluation of CSeLA

1-Bit Adder	Delay	Area
Full adder	6	13
Half adder	3	6
2:1 MUX	3	4
XOR	3	5
AND	1	1




Figure 1 : Modified Ex-OR Gate

### a) Boolean function based CSeLA

#### i. RCA - I

The main idea is to use modified RCA instead of RCA with  $C_{in}=0$  to reduce area and power consumption of regular CSeLA. The AOI implementation of full adder requires 14 gates, while the modified full adder CSeLA has two ripple carry adder with  $C_{in}=0$  and  $C_{in}=1$  and multiplexer to choose data one among them. One of two RCA is replaced with Boolean function (BF), which has reduced number of gate count. From the truth table of full adder its evident that sum is obtained from

XOR/XNOR function. Mux is used to select either XOR or XNOR outputs. Carry is obtained from AND and OR inputs. This method replaces Conventional RCA with Boolean logic function. This Boolean logic function comes up with reduced area compared to regular carry save adder.




Figure 2 : Modified Full Adder Using 9 Logic Gates

ii. Modified BEC-1

The main idea is to use modified BEC-1 instead of RCA with Cin=1. The M-BEC 1 uses XOR gate based on Boolean function. The AOI logic of XOR gate has in total 5 gates, while the modified XOR gate has 4 gates, which reduces the total gate count. The modified XOR gate uses the following Boolean logic function.

$$Y = (a+b) (\sim ab)$$




Figure 3 : Modified 4-bit BEC

III. DELAY AND AREA EVALUATION OF REGULAR 16-B CSELA

The regular 16-B CSeLA is shown in the Fig. It uses variable RCA and they are grouped into five groups with variable word length. The delay and area of these five groups are evaluated. The steps involved are detailed below.




Figure 4 : Regular 16-Bit CSeLA [1]




Figure 5 : Group 2 & Group 3




Figure 6 : Group4 & Group5

- In group 2, based on delay and area consideration listed in table I, the total number of gate count is:

Total gate count = 57 (Full adder + half adder + 2:1 Mux) FA = 13(AOI Logic), for 3 bit, 3 \* 13 = 39

HA = 6 (1\*6)

2:1 Mux = 12 (3\*4)

- Here, the propagation delay of N-Bit ripple carry adder is given as,

$$T_{RCA} = T + (N/M) T_{carry} + M T_{mux} + T_{sum}$$

$$T = 4ns$$

Similarly, area and delay of other groups are evaluated for regular CSeLA

#### IV. DELAY AND AREA EVALUATION OF MODIFIED CSELA

The structure of the modified CSeLA using proposed RCA with  $C_{in} = 0$  and BEC-1 with  $C_{in} = 1$  is shown in the fig. Again the structure is divided into 5 groups. Area and delay analysis are performed in same fashion as regular CSeLA. The steps involved are detailed below:




Figure 7 : 16-Bit Modified CSeLA




Figure 8 : 3-Bit Modified BEC




Figure 9 : 4-Bit Modified BEC




Figure 10 : 5-Bit Modified BEC




Figure 11 : 6-Bit Modified BEC

- The group 2 has two bit RCA, which comprises 1 FA and 1 HA with  $C_{in}=0$  and other RCA with  $C_{in}=1$  is replaced with modified BEC -1.

- Based on the delay and area analysis listed in Table I, the total number of gate count for group 2 is

$$\text{Gate count} = 44 (27 + 5 + 12)$$

$$\text{FA} = 27 (9 \times 3)$$

$$\text{HA} = 5 (1 \times 5)$$

$$\text{MUX} = 12 (3 \times 4)$$

- Propagation delay of proposed carry select adder is given as,

$$T_{Proposed} = T_s + (N-1) T_{mux} + T_{sum} = 3ns$$

- Area and delay is computed in same way as that of group 2 and listed in Table 1.

## V. EXPERIMENTAL RESULTS

The proposed work is designed using DSCH simulator and synthesized using 180nm technology. The synthesized verilognetlist is imported to Microwind and automatic layout is generated. From Microwind, power, area and delay is found by choosing different technology.

Table 2 shows the simulation results of both regular and modified CSeLA in terms of delay, power and area. Each individual cell in the design contributes the total cell area. Total power consumption is the sum of leakage power, switching power and static power. Area, power, delay, power delay product (PDP) is shown in fig. in terms of percentage reduction. The total power reduction for 8-b, 16-b, 32-b are 9.3 %, 23.1%, 9.7% respectively. Similarly Percentage reduction in area is shown in fig. There is delay overhead of 14.9%, 12.1%, 6.18% respectively.

Table 2 : Comparison of proposed and regular CSeLA

Word Size	Adder	Power (mW)	Area(um <sup>2</sup> )	Delay(ns)	PDP(pW)
8-Bit	Conventional CSLA	0.32	941	1.61	0.515
	Modified CSLA	0.29	842	1.85	0.3885
16-Bit	Conventional CSLA	0.69	2435	2.62	1.80
	Modified CSLA	0.53	1829	2.94	1.55
32-Bit	Conventional CSLA	0.92	4683	4.93	4.53
	Modified CSLA	0.83	3826	5.13	4.25

## VI. CONCLUSION

A modified approach for carry select adder is proposed in this paper to reduce power and delay compared to conventional CSLA. The modified structure of RCA and BEC provides the scope for further area reduction and power for 90nm technology. From the experimental results it is clear that there is 9.3 %, 23.1%, 9.7% reduction in power and 10.5 %, 24.9%, 18.3% reduction in area with 14.9%, 12.1%, 6.18% delay overhead. The modified Carry Save Adder is thus area and power efficient.

## REFERENCES RÉFÉRENCES REFERENCIAS

1. O. J. Bedrij, **Carry-Select Adder**, *IRE Trans. Electron. Comput.*, pp. 340–344, 1962.
2. B. Ramkumar, H.M. Kittur, and P. M. Kannan, *ASIC Implementation Of Modified Faster Carry Save Adder*, *Eur. J. Sci. Res.*, VOL. 42, NO. 1, pp. 53–58, 2010.
3. T. Y. Ceiang and M. J. Hsiao, *Carry-Select Adder Using Single Ripple Carry Adder*, *Electron. Lett.* VOL. 34, no. 22, pp. 2101–2103, Oct. 1998.

4. Y. Kim and L.-S. Kim, *64-Bit Carry-Select Adder With Reduced Area*, *Electron. Lett.* VOL. 37, NO. 10, pp. 614–615, May 2001.
5. J. M. Rabaey, *Digital Integrated Circuits-A Design Perspective*. Upper Saddle River, NJ: Prentice-Hall, 2001.
6. Y. He, C. H. Chang, and J. Gu, *An Area Efficient 64-Bit Square Root Carry-Select Adder For Lowpower Applications*, in *Proc. IEEE Int. Symp. Circuits Syst.*, 2005, VOL. 4, pp. 4082–4085.
7. B. Ramkumar and Harish M Kittur, *Low-Power And Area-Efficient Carry Select Adder*, *IEEE transaction on VLSI Systems*, VOL. 20, NO. 2, February 2012.



This page is intentionally left blank