A Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates

Sherif M. Sharroush
Sherif M. Sharroush
Port Said University

Send Message

To: Author

A Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates

Article Fingerprint

ReserarchID

O2CDD

A Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu
Font Type
Font Size
Font Size
Bedground

Abstract

Wide fan-in logic gates when implemented in static complementary CMOS logic consume a significant area overhead, consume a large power consumption, and have a large propagation delay. In this paper, a pseudo-PMOS logic is presented for the realization of wide fan-in NAND gates in a manner similar to the realization of wide fan-in NOR gates using the pseudo-NMOS logic. The circuit design issues of this family are discussed. Also, it is compared with the conventional CMOS logic from the points of view of the area, the average propagation delay, the average power consumption, and the logic swing using a proper figure of merit. The effects of technology scaling and process variations on this family are investigated. Simulation results verify the enhancement in performance in which the 45 nm CMOS technology is adopted.

References

14 Cites in Article
  1. A George,A Sankar (2016). Current Comparison Based High Speed Domino Circuits.
  2. F Moradi,D Wisland,H Mahmoodi,T Cao (2008). High Speed and Leakage-Tolerant Domino Circuits for High Fan-in Applications in 70nm CMOS Technology.
  3. K Rajasri,M Manikandan,A Dhanaseely,M Nishanthi (2015). Low Leakage High Speed Domino Circuit For Wide Fan-in Equality Comparator.
  4. G Anamika,Chiranjeevi (2016). INTERNATIONAL JOURNAL OF CURRENT ENGINEERING AND SCIENTIFIC RESEARCH.
  5. X Kavousianos,D Nikolos (1998). Novel Single and Double Output TSC Berger Code Checkers.
  6. C Metra,M Favalli,B Ricco (1996). Tree checkers for applications with low power-delay requirements.
  7. B Razavi (2016). Design of Analog CMOS Integrated Circuits.
  8. H Shichman,D Hodges (1968). Modeling and simulation of insulated-gate field-effect transistor switching circuits.
  9. A Sedra,K Smith (2015). Microelectronic Circuits.
  10. N Weste,D Harris (2011). CMOS VLSI Design: A Circuits and Systems Perspective, Fourth Edition.
  11. D Hodges,H Jackson,R Saleh (2004). Analysis and Design of Digital Integrated Circuits: In Deep Submicron Technology, Third Edition.
  12. W Elmore (1948). The Transient Response of Damped Linear Networks with Particular Regard to Wideband Amplifiers.
  13. John Ayers (2005). Digital Integrated Circuits.
  14. Predictive Technology Model (PTM).

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Sherif M. Sharroush. 2017. \u201cA Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 17 (GJRE Volume 17 Issue F7).

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Keywords
Classification
GJRE-F Classification FOR Code: 090699
Version of record

v1.2

Issue date
November 13, 2017

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 3332
Total Downloads: 1749
2026 Trends
Related Research
Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

A Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates

Sherif M. Sharroush
Sherif M. Sharroush <p>Port Said University</p>

Research Journals