Article Fingerprint
ReserarchID
O2CDD
Wide fan-in logic gates when implemented in static complementary CMOS logic consume a significant area overhead, consume a large power consumption, and have a large propagation delay. In this paper, a pseudo-PMOS logic is presented for the realization of wide fan-in NAND gates in a manner similar to the realization of wide fan-in NOR gates using the pseudo-NMOS logic. The circuit design issues of this family are discussed. Also, it is compared with the conventional CMOS logic from the points of view of the area, the average propagation delay, the average power consumption, and the logic swing using a proper figure of merit. The effects of technology scaling and process variations on this family are investigated. Simulation results verify the enhancement in performance in which the 45 nm CMOS technology is adopted.
Sherif M. Sharroush. 2017. \u201cA Pseudo-PMOS Logic for Realizing Wide Fan-In NAND Gates\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 17 (GJRE Volume 17 Issue F7).
Crossref Journal DOI 10.17406/gjre
Print ISSN 0975-5861
e-ISSN 2249-4596
Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.
Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.
Total Score: 101
Country: Egypt
Subject: Global Journal of Research in Engineering - F: Electrical & Electronic
Authors: Sherif M. Sharroush (PhD/Dr. count: 0)
View Count (all-time): 259
Total Views (Real + Logic): 3332
Total Downloads (simulated): 1749
Publish Date: 2017 11, Mon
Monthly Totals (Real + Logic):
This study aims to comprehensively analyse the complex interplay between
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.