A Qualitative Approach to Design Multi Channel UART Using FPGA and FIFO Technologies

1
r ravindraiah
r ravindraiah
2
C.K.Hemantha Lakshmi
C.K.Hemantha Lakshmi
3
C.K.Hemantha Rama
C.K.Hemantha Rama
4
C.K.Mahesh Babu
C.K.Mahesh Babu
1 Dept., of ECE, MITS, Madanapalle, Andhra Pradesh

Send Message

To: Author

GJRE Volume 12 Issue F7

Article Fingerprint

ReserarchID

2Q75Y

A Qualitative Approach to Design Multi Channel UART Using FPGA and FIFO Technologies Banner
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

To meet modern complex control systems communication demands, my paper presents a multi channel UART controller based on FIFO (first in first out) and FPGA (field programmable gate array).The paper presents design method of asynchronous FIFO and structure of controller.This controller is designed with FIFO circuit block and UART (universal asynchronous teceiver transmitter) circuit block with in FPGA to implement communication in modern complex control systems quickly and effectively. This controller can be used to implement communication when master equipment and slaver equipment are set at different baud rate. It can also be used to reduce synchronization error between sub systems in asystem with several sub systems. The controller is reconfigurable and scalable. The whole scenario is simulated using VHDL coding.

8 Cites in Articles

References

  1. L Hu,Q Wang (2006). UART -Based reliable Communication and performance analysis.
  2. F Pan,F Zhao,J,Y Luo (2006). Rapid DSP System Design Tools and Processes for FPGA.
  3. William Stallings Data and Computer communications.
  4. Stephen Brown,Zvonko Vranesic (2004). Fundamentals of Digital Logic with VHDL Design.
  5. Charles Roth Digital system design using VHDL.
  6. Jayram Bhaskar A VHDL Primer.
  7. Zainalabedin Nawabi (1998). VHDL Analysis and Modeling of Digital systems.
  8. Ziyu Guo,Boming Li,Shan Ge,Kexin Cao,Yaojie Hua (2006). Reform of College English Teaching Content in Engineering Colleges against the Background of New Engineering Education.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

r ravindraiah. 2012. \u201cA Qualitative Approach to Design Multi Channel UART Using FPGA and FIFO Technologies\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 12 (GJRE Volume 12 Issue F7): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Classification
Not Found
Version of record

v1.2

Issue date

July 16, 2012

Language

English

Experiance in AR

The methods for personal identification and authentication are no exception.

Read in 3D

The methods for personal identification and authentication are no exception.

Article Matrices
Total Views: 5125
Total Downloads: 2728
2026 Trends
Research Identity (RIN)
Related Research

Published Article

To meet modern complex control systems communication demands, my paper presents a multi channel UART controller based on FIFO (first in first out) and FPGA (field programmable gate array).The paper presents design method of asynchronous FIFO and structure of controller.This controller is designed with FIFO circuit block and UART (universal asynchronous teceiver transmitter) circuit block with in FPGA to implement communication in modern complex control systems quickly and effectively. This controller can be used to implement communication when master equipment and slaver equipment are set at different baud rate. It can also be used to reduce synchronization error between sub systems in asystem with several sub systems. The controller is reconfigurable and scalable. The whole scenario is simulated using VHDL coding.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]
×

This Page is Under Development

We are currently updating this article page for a better experience.

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

A Qualitative Approach to Design Multi Channel UART Using FPGA and FIFO Technologies

C.K.Hemantha Lakshmi
C.K.Hemantha Lakshmi
C.K.Hemantha Rama
C.K.Hemantha Rama
C.K.Mahesh Babu
C.K.Mahesh Babu

Research Journals