An Efficient Implementation of Digit FIR Filters using Memory based Realization

α
Maloth Santhoshi
Maloth Santhoshi
σ
Mrs. E P Vanetha
Mrs. E P Vanetha
ρ
P.Srikanth
P.Srikanth
α Vardhaman College of Engineering

Send Message

To: Author

An Efficient Implementation of Digit FIR Filters using Memory based Realization

Article Fingerprint

ReserarchID

3PI7J

An Efficient Implementation of Digit FIR Filters using Memory based Realization Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

The main contribution of this paper is an exact common sub expression elimination algorithm for the optimum sharing of partial terms in multiple constant multiplications (MCMs).Although many efficient high-level algorithms have been proposed for the realization of Multiple Constant Multiplications (MCM) using the fewest number of addition and subtraction operations, they do not consider the low-level implementation issues that directly affect the area, delay, and power dissipation of the MCM design. It is found that the proposed LUT-based multiplier involves comparable area and time complexity for a word size of 8 bits, but for higher word sizes, it involves significantly less area and less multiplication time than the canonical-signed-digit (CSD)-based multipliers we have proposed the anti symmetric product coding (APC) and odd-multiple-storage (OMS) techniques for lookup-table (LUT) design for memory-based multipliers to be used in digital signal processing applications. It was observed that the proposed algorithm obtains better solutions in terms of area than the algorithms designed for the MCM problem and the optimization of area problem in a digit-serial MCM operation at gate-level.

References

10 Cites in Article
  1. A Novel Architecture of LUT Design Optimization for DSP Application.
  2. Chen Juan,X Lisheng,Zhang Fan,X Meng (2014). A Simplified Model for Hysteretic Nonlinear Dynamic Response Analysis of Concrete Covering Grouting.
  3. L Aksoy,C Lazzari Design of Digit-Serial FIR Filters: Algorithms, Architectures, and a CAD Tool.
  4. Shen-Fu Hsiao,Jun-Hong Zhang Jian,Ming-Chih Chen,E Aksoy,P Costa,J Flores,Monteiro (2007). Low-Cost FIR Filter Designs Based on Faithfully Rounded Truncated Multiple Constant Multiplication Accumulation.
  5. Levent Aksoy,Cristiano Lazzari,Eduardo Costa,Paulo Flores,Jose Monteiro (2011). Optimization of area in digit-serial Multiple Constant Multiplications at gate-level.
  6. Levent Aksoy,Cristiano Lazzari,Eduardo Costa,Paulo Flores,José Monteiro (2011). Efficient shift-adds design of digit-serial multiple constant multiplications.
  7. Levent Aksoy,Eduardo Da Costa,Paulo Flores,Jos Monteiro (2008). Exact and Approximate Algorithms for the Optimization of Area and Delay in Multiple Constant Multiplications.
  8. Pramod Meher (2009). LUT Optimization for Memory-Based Computation.
  9. LUT Optimization Using Combined APC-OMS Technique For Memory-Based Computation.
  10. Optimization of Area in Digit-Serial Multiple Constant Multiplications at Gate-Level the Portuguese Foundation for Science and Technology (FCT) research project.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Maloth Santhoshi. 2015. \u201cAn Efficient Implementation of Digit FIR Filters using Memory based Realization\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 14 (GJRE Volume 14 Issue F9): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Version of record

v1.2

Issue date

January 9, 2015

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 4425
Total Downloads: 2179
2026 Trends
Related Research

Published Article

The main contribution of this paper is an exact common sub expression elimination algorithm for the optimum sharing of partial terms in multiple constant multiplications (MCMs).Although many efficient high-level algorithms have been proposed for the realization of Multiple Constant Multiplications (MCM) using the fewest number of addition and subtraction operations, they do not consider the low-level implementation issues that directly affect the area, delay, and power dissipation of the MCM design. It is found that the proposed LUT-based multiplier involves comparable area and time complexity for a word size of 8 bits, but for higher word sizes, it involves significantly less area and less multiplication time than the canonical-signed-digit (CSD)-based multipliers we have proposed the anti symmetric product coding (APC) and odd-multiple-storage (OMS) techniques for lookup-table (LUT) design for memory-based multipliers to be used in digital signal processing applications. It was observed that the proposed algorithm obtains better solutions in terms of area than the algorithms designed for the MCM problem and the optimization of area problem in a digit-serial MCM operation at gate-level.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

An Efficient Implementation of Digit FIR Filters using Memory based Realization

Maloth Santhoshi
Maloth Santhoshi Vardhaman College of Engineering
Mrs. E P Vanetha
Mrs. E P Vanetha
P.Srikanth
P.Srikanth

Research Journals