Loading menu…

An On-Chip Delay Measurement Technique for Small-Delay Defect Detection using Signature Registers

§ JNTUH

Send Message

To: Author

An On-Chip Delay Measurement Technique for Small-Delay Defect Detection using Signature Registers

Article Fingerprint

ReserarchID

CSTSDE985KH

An On-Chip Delay Measurement Technique for Small-Delay Defect Detection using Signature Registers Banner

Key Research Insights

Synthesized scholarly intelligence & interactive research assistant
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu
Reading Preferences
Font Size
Line Spacing
Background
This converted HTML version may contain rendering inconsistencies. Please refer to the PDF for the authoritative version, or click here to provide feedback.

Abstract

This paper presents a delay measurement technique using signature analysis, and a scan design for the proposed delay measurement technique to detect small-delay defects. The proposed measurement technique measures the delay of the explicitly sensitized paths with the resolution of the on-chip variable clock Generator. The proposed scan design realizes complete on-chip delay measurement in short measurement time using the proposed delay measurement technique and extra latches for storing the test vectors. The evaluation with Rohm 0.18-m process shows that the measurement time is 67.8% reduced compared with that of the delay measurement with standard scan design on average. The area overhead is 23.4% larger than that of the delay measurement architecture using standard scan design, and the difference of the area overhead between enhanced scan design and the proposed method is 7.4% on average. The data volume is 2.2 times of that of test set for normal testing on average.

References

14 Cites in Article
  1. 1. N Ahmed,M Tehranipoor (2007). Nanometer Technology Designs: High Quality Delay Tests. Nanometer Technology Designs: High Quality Delay Tests
  2. 2. K Noguchi,K Nose,T Ono,M Mizuno (2008). A small-delay defect detection technique for dependable LSIs. Proc. IEEE Symp. VLSI Circuits, 64-65.
  3. 3. B Dervisoglu,G Stong (1991). DESIGN FOR TESTABILITY USING SCANPATH TECHNIQUES FOR PATH-DELAY TEST AND MEASUREMENT. 1991, Proceedings. International Test Conference, 365.
  4. 4. K Noguchi,K Nose,T Ono,M Mizuno An area reduction technique of self-testing FFs for small delay defects detection. The Inst. Electron., Inf. Commun. Eng. (IEICE), 2009-2016.
  5. 5. A Krstic,K.-T Chen (1998). Delay Fault Testing for VLSI Circuits. Delay Fault Testing for VLSI Circuits
  6. 6. J.-J Liou,L.-C Wang,K.-T Cheng (2002). Enhancing test efficiency for delay fault testing using multiple clocked schemes. Proc. Des. Autom. Conf. (DAC), 371-374.
  7. 7. H Yan,A Singh (2004). Evaluating the effectiveness of detecting delay defects in the slack interval: A simulation study. Proc. IEEE Int. Test Conf. (ITC), 242-251.
  8. 8. Jaekwang Lee,Edward Mccluskey (2008). Failing Frequency Signature Analysis. 2008 IEEE International Test Conference, 1-8.
  9. 9. R Tayade,J Abraham (2008). On-chip programmable capture for accurate path delay test and characterization. Proc. IEEE Int. Test Conf. (ITC), 148-159.
  10. 10. M Beck,O Barondeau,X Lin,R Press (2005). Logic design for on-chip test clock generationimplementation details and impact on delay test quality. Proc. IEEE Des., Autom. Test Eur. Conf. Exhib, 56-61.
  11. 11. Shunichi Kaeriyama,Mikihiro Kajita,Masayuki Mizuno (2007). A 1-to-2GHz 4-Phase On-Chip Clock Generator with Timing-Margin Test Capability. 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, 174-594.
  12. 12. Tsung-Yeh Li,Shi-Yu Huang,Hsuan-Jung Hsu,Chao-Wen Tzeng,Chih-Tsun Huang,Jing-Jia Liou,Hsi-Pin Ma,Po-Chiun Huang,Jenn-Chyou Bor,Cheng-Wen Wu,Ching-Cheng Tien,Mike Wang (2010). AF-Test: Adaptive-Frequency Scan Test Methodology for Small-Delay Defects. 2010 IEEE 25th International Symposium on Defect and Fault Tolerance in VLSI Systems, 340-348.
  13. 13. N Ahmed,M Tehranipoor (2009). A Novel Faster-Than-at-Speed Transition-Delay Test Method Considering IR-Drop Effects. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 28(10), 1573-1582.
  14. 14. Mahmut Yilmaz,Krishnendu Chakrabarty,Mohammad Tehranipoor (2008). Test-Pattern Grading and Pattern Selection for Small-Delay Defects. 26th IEEE VLSI Test Symposium (vts 2008), 233-239.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Rajeshwari Soma, Zulekha Tabassum, S.Prathap. 2013. "An On-Chip Delay Measurement Technique for Small-Delay Defect Detection using Signature Registers". Global Journal of Computer Science and Technology - C: Software & Data Engineering GJCST-C Volume 13 (GJCST Volume 13 Issue C10).

More Citation Formats

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjcst

Print ISSN 0975-4350

e-ISSN 0975-4172

Keywords
Classification
GJCST-C Classification D.2.5
Version of record
v1.2

Issue date
October 5, 2013

Language
English
Order Article Reprint
Experience in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 1.9K
Total Downloads: 151
All Trends

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

An On-Chip Delay Measurement Technique for Small-Delay Defect Detection using Signature Registers

Rajeshwari Soma
Rajeshwari Soma JNTUH
Zulekha Tabassum
Zulekha Tabassum <p>JNTUH</p>
S.Prathap
S.Prathap <p>JNTUH</p>