Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language

α
Adesh Kumar
Adesh Kumar
σ
Pooja Nagwal
Pooja Nagwal
ρ
Dhirendra Singh Gangwar
Dhirendra Singh Gangwar
α University of Petroleum and Energy Studies University of Petroleum and Energy Studies

Send Message

To: Author

Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language

Article Fingerprint

ReserarchID

0RTJH

Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

The paper focuses on the design and synthesis of hardware chip for Spatio and Viterbi encoding and decoding techniques. Both techniques are used for digital data encoding and decoding in transmitter and receiver respectively. These techniques are used for error control coding found in convolution codes. Spatio coding is also used to eliminate crosstalk among interconnect wires, thereby reducing delay. The encoded data is in packet form may be of ‘N’ bits. Data is decoded at different clock pluses at which it is encoded. A comparative analysis is done for hardware parameter, timing parameters and device utilization. Design is implemented in Xilinx 14.2 VHDL software, and functional simulation was carried out in Modelsim 10.1 b, student edition. Hardware parameters such as size cost and timings are extracted from the design code.

References

16 Cites in Article
  1. Anubhuti Khare,Manish Saxena,Jagdish Patel (2011). FPGA Based Efficient Implementation of Viterbi Decoder.
  2. C Raghunandan,K Sainarayanan,M Srinivas (2006). Encoding with Repeater Insertion for Minimizing Delay in VLSI Interconnects.
  3. A Chitra,Roopa Ashwath (2012). M "design and Implementation of Viterbi Encoder and Decoder Using FPGA.
  4. George Kornaros Temporal Coding Schemes for Energy Efficient Data Transmission in Systems-onchip.
  5. J Ravindra,Navya Chittavu,M Srinivas (2006). Energy Efficient Spatial coding Technique for Low power VLSI Application.
  6. J Ravindra,K,M Srinivas (2005). An efficient power reduction technique for low power data I/O for military appilication.
  7. K Sainarayanan,C Raghunandan,M Srinivas (2007). Delay and Power Minimization in VLSI Interconnects with Spatio-Temporal Bus-Encoding Scheme.
  8. K Sainarayanan,J Ravindra,M Srinivas Minimizing Simulation Switching Noise (SSN) using Modified Odd/even Bus Invert Method.
  9. K Sainarayanan,C Raughunandan,M Srinivas (2006). Efficient Spatial-Temporal Coding Scheme for Minimizing Delay in Interconnects.
  10. K Sainarayanan,J Ravindra,Kiran Nath,M Srinivas (2006). Coding for Minimizing Energy in VLSI Interconnects.
  11. N Ketan,Igor Patel,Markov (2004). Error -Correction and Crosstalk Avoidance in DSM buses.
  12. K Sainarayanan,J Ravindra,M Srinivas (2006). A Novel, Coupling Driven, Low Power Bus Coding Technique for Minimizing Capacitive Crosstalk in VLSI Interconnects.
  13. M Lingamneni Avinash,M Krithi Krishna,Srinivas (2008). A novel encoding scheme for delay and energy minimization in VLSI Interconnect with Built-In Error Detection.
  14. R Mircea,Wayne Stan,Burleson (1995). Bus-Invert Coding for Low-Power I/O.
  15. M Ismail,N Tan (2003). Modeling Techniques for Energy-Efficient System-on -a chip signaling.
  16. R Singh,S Sapre Communication Systems Analog & Digital.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Adesh Kumar. 2013. \u201cComparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language\u201d. Global Journal of Computer Science and Technology - A: Hardware & Computation GJCST-A Volume 13 (GJCST Volume 13 Issue A1): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjcst

Print ISSN 0975-4350

e-ISSN 0975-4172

Version of record

v1.2

Issue date

August 1, 2013

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 9343
Total Downloads: 2531
2026 Trends
Related Research

Published Article

The paper focuses on the design and synthesis of hardware chip for Spatio and Viterbi encoding and decoding techniques. Both techniques are used for digital data encoding and decoding in transmitter and receiver respectively. These techniques are used for error control coding found in convolution codes. Spatio coding is also used to eliminate crosstalk among interconnect wires, thereby reducing delay. The encoded data is in packet form may be of ‘N’ bits. Data is decoded at different clock pluses at which it is encoded. A comparative analysis is done for hardware parameter, timing parameters and device utilization. Design is implemented in Xilinx 14.2 VHDL software, and functional simulation was carried out in Modelsim 10.1 b, student edition. Hardware parameters such as size cost and timings are extracted from the design code.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Comparative Analysis of Spatio and Viterbi Encoding and Decoding Techniques in Hardware Description Language

Pooja Nagwal
Pooja Nagwal
Adesh Kumar
Adesh Kumar University of Petroleum and Energy Studies
Dhirendra Singh Gangwar
Dhirendra Singh Gangwar

Research Journals