Design of a Five Stage Pipeline CPU with Interruption System

1
Abdulraqeb Alnabihi
Abdulraqeb Alnabihi
2
Abdulraqeb Abdullah Saeed Abdo
Abdulraqeb Abdullah Saeed Abdo
3
Liu Yijun
Liu Yijun
1 Guangdong University of Technology

Send Message

To: Author

GJCST Volume 15 Issue A2

Article Fingerprint

ReserarchID

3HQA5

Design of a Five Stage Pipeline CPU with Interruption System Banner
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

A central processing unit (CPU), also referred to as a central processor unit, is the hardware within a computer that carries out the instructions of a computer program by performing the basic arithmetical, logical, and input/output operations of the system. The term has been in use in the computer industry at least since the early 1960s.The form, design, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains much the same. A computer can have more than one CPU; this is called multiprocessing. All modern CPUs are microprocessors, meaning contained on a single chip. Some integrated circuits (ICs) can contain multiple CPUs on a single chip; those ICs are called multi-core processors. An IC containing a CPU can also contain peripheral devices, and other components of a computer system; this is called a system on a chip (SoC).Two typical components of a CPU are the arithmetic logic unit (ALU), which performs arithmetic and logical operations, and the control unit (CU), which extracts instructions from memory and decodes and executes them, calling on the ALU when necessary. Not all computational systems rely on a central processing unit. An array processor or vector processor has multiple parallel computing elements, with no one unit considered the “center”. In the distributed computing model, problems are solved by a distributed interconnected set of processors.

44 Cites in Articles

References

  1. Naoki Fujieda,Takefumi Miyoshi,Kenji Kise -A: Introduction to the MIPS32® Architecture.
  2. MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture.
  3. MIPS® Architecture For Programmers Volume II-A: Introduction to the MIPS32® Architecture.
  4. (2005). Porting Applications.
  5. Simple Scalar Simulator Toolset.
  6. Mohammad-Ali Khalighi,Noah Schwartz,Naziha Aitamer,Salah Bourennane (2009). Fading Reduction by Aperture Averaging and Spatial Diversity in Optical Wireless Systems.
  7. A Aladeloba,A Phillips,M Woolfson (2012). Performance evaluation of optically preamplified digital pulse position modulation turbulent freespace optical communication systems.
  8. L Andrews,R Phillips,C Hopen (2000). Aperture averaging of optical scintillations: power fluctuations and the temporal spectrum.
  9. S Bloom,E Korevaar,J Schuster,H Willebrand (2003). Understanding the performance of freespace optics.
  10. D Borah,D Voelz (2009). Pointing error effects on free-space optical communication links in the presence of atmospheric turbulence.
  11. Ahmed Farid,Steve Hranilovic (2007). Outage Capacity Optimization for Free-Space Optical Links With Pointing Errors.
  12. H Sandalidis,T Tsiftsis,G Karagiannidis,M Uysal (2015). BER Performance of FSO Links over Strong Atmospheric Turbulence Channels with Pointing Errors.
  13. N Choudhary,S Wadhavkar,T Shah,H Mayukh,J Gandhi,B Dwiel,S Navada,H Najaf-Abadi,E Rotenberg (2008). FabScalar: Composing Synthesizable RTL Designs of Arbitrary Cores Within a Canonical Superscalar Template.
  14. A Phillips (2007). Power penalty for burst mode reception in the presence of interchannel crosstalk.
  15. K Cattermole,J O'reilly (1984). Mathematical topics in telecommunications volume 2: problems of randomness in communication engineering.
  16. I Monroy,E Tangdiongga (2002). Crosstalk in WDM communication networks.
  17. J O'reilly,J Da Rocha (1987). Improved error probability evaluation methods for direct detection optical communication systems.
  18. L Ribeiro,J Da Rocha,O Pinto (2001). Performance evaluation of EDFA preamplified receivers taking into account intersymbol interference.
  19. Smith James,Plezskun Andrew,R (1988). Implementing Precise Interrupts in Pipelined Processors.
  20. Wang Chia-Jiu,Emnett Frank (1993). Implementing Precise Interruptions in Pipelined RISC Processors.
  21. Ke Xi-Ming (2003). Implementation Mechanism of Precise Interrupts in Microprocessors.
  22. Zhang Chen,Sheng-Bing,Shen Xu-Bang (2007). New precise interrupt mechanism based on backup-buffer.
  23. Liu Shibin,Fan Gaodeyuan,Xiaoya (2001). Design of Instruction Decoder for Use in China for an Embedded MPU.
  24. D Anderson,F Sparacio,F Tomasulo (1967). The IBM systeml360 Model 91 : Machine philosophy and instruction handling.
  25. E Ozer,S Sathaye,K Menezes,S Banerjia,M Jennings,T Conte (1998). A fast interrupt handling scheme for VLIW processors.
  26. E Smith,A Pleszkun (1988). Implementing precise interrupts in pipelined processors.
  27. W-M Hwu,Y Patt (1987). Checkpoint Repair for Out-of-Order Execution Machines.
  28. M Pericas,A Cristal,R Gonzalez,D Jimenez,M Valero (2006). A decoupled KILO-instruction processor.
  29. Dominic Sweetman (2002). MIPS Architecture.
  30. John David A Patterson,Hennessy (1998). Morgan Kaufmann Publishers, Inc..
  31. Stephen Brown,Zvonkovranesic (2000). Fundamentals of Digital Logic with VHDL Design.
  32. Zhu Ziyu,Li Yamin (2005). Design of Computer Instruction Set and The CPU.
  33. (2011). Altera university program-Learning through innovation.
  34. A Clements (2000). The undergraduate curriculum in computer architecture.
  35. J Djordjevic,B Nikolic,T Borozan,A Milenkovie (2008). CAL2: Computer aided learning in computer architecture laboratory.
  36. Bosko Nikolic,Zaharije Radivojevic,Jovan Djordjevic,Veljko Milutinovic (2009). A Survey and Evaluation of Simulators Suitable for Teaching Courses in Computer Architecture and Organization.
  37. H Oztekin,F Temurtas,A Gulbag (2010). BZK.SAU: Implementing a hardware and software-based computer architecture simulator for educational purpose.
  38. Veselko Guštin,Patricio Bulić (2006). Learning computer architecture concepts with the FPGA-based “Move” microprocessor.
  39. lui r1, 0 # address of data.
  40. Unknown Title.
  41. (5, r). Figure 6—figure supplement 2. Measurement of Yan-YFP noise in all cell types..
  42. C andi r10, r9, 0xffff # zero-extended : 0000ffff D: or r6, r10, r9 # or: ffffffff.
  43. E (, r5). xor r8, r10, r9 # xor: ffff0000 F: and r7, r10, r6 # and: 0000ffff 10: beq r5, r0, shift # if r5 =0, goto shift 11: dslot2:nop # DS 12: j loop2 # jump loop2 13: dslot3: nop # DS 14: shift: addi r5, r0, -1 # r5 = ffffffff 15: sll r8.
  44. Unknown Title.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

Abdulraqeb Alnabihi. 2015. \u201cDesign of a Five Stage Pipeline CPU with Interruption System\u201d. Global Journal of Computer Science and Technology - A: Hardware & Computation GJCST-A Volume 15 (GJCST Volume 15 Issue A2): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjcst

Print ISSN 0975-4350

e-ISSN 0975-4172

Keywords
Classification
GJCST-A Classification: B.2.1, B.5.1
Version of record

v1.2

Issue date

November 9, 2015

Language

English

Experiance in AR

The methods for personal identification and authentication are no exception.

Read in 3D

The methods for personal identification and authentication are no exception.

Article Matrices
Total Views: 7787
Total Downloads: 2009
2026 Trends
Research Identity (RIN)
Related Research

Published Article

A central processing unit (CPU), also referred to as a central processor unit, is the hardware within a computer that carries out the instructions of a computer program by performing the basic arithmetical, logical, and input/output operations of the system. The term has been in use in the computer industry at least since the early 1960s.The form, design, and implementation of CPUs have changed over the course of their history, but their fundamental operation remains much the same. A computer can have more than one CPU; this is called multiprocessing. All modern CPUs are microprocessors, meaning contained on a single chip. Some integrated circuits (ICs) can contain multiple CPUs on a single chip; those ICs are called multi-core processors. An IC containing a CPU can also contain peripheral devices, and other components of a computer system; this is called a system on a chip (SoC).Two typical components of a CPU are the arithmetic logic unit (ALU), which performs arithmetic and logical operations, and the control unit (CU), which extracts instructions from memory and decodes and executes them, calling on the ALU when necessary. Not all computational systems rely on a central processing unit. An array processor or vector processor has multiple parallel computing elements, with no one unit considered the “center”. In the distributed computing model, problems are solved by a distributed interconnected set of processors.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]
×

This Page is Under Development

We are currently updating this article page for a better experience.

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Design of a Five Stage Pipeline CPU with Interruption System

Abdulraqeb Abdullah Saeed Abdo
Abdulraqeb Abdullah Saeed Abdo
Liu Yijun
Liu Yijun

Research Journals