Energy Efficient FMA for Embedded Multimedia Application

α
Mandala Rakesh Raj
Mandala Rakesh Raj
σ
Ms S. Sujana
Ms S. Sujana
α Jawaharlal Nehru Technological University, Hyderabad

Send Message

To: Author

Energy Efficient FMA for Embedded Multimedia Application

Article Fingerprint

ReserarchID

5K08O

Energy Efficient FMA for Embedded Multimedia Application Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

This article presents energy efficient fused multiplyadd for multimedia applications. Low cost, low power and high performance factors diddle the design of many microprocessors directed to the low-power figuring market. The floating point unit occupies a significant percentage of the silicon area in a microprocessor due to its wide data bandwidth and the area occupied by the multiply array. The fused floating-point multiply-add unit is utilitarian for digital signal processing (DSP) applications such as fast Fourier transform (FFT) and discrete cosine transform (DCT). The proposed designs are implemented for single precision and synthesized with a 45-nm standard cell library. To improve the performance of the fused floating point multiply-add unit, we are supervening upon leading zero anticipation with the novel leading zero detection, as the novel leading one detection algorithm allowing us to significantly reduce the anticipation failure rates.

References

13 Cites in Article
  1. H Yeh (1999). Fast method of floating point multiplication and accumulation.
  2. T Lang,J Bruguera (2004). Floating-Point Multiply-Add-Fused with Reduced Latency.
  3. C Hinds (1999). An enhanced floating point coprocessor for embedded signal processing and graphics applications.
  4. L Chen,J Cheng (2001). Architectural Design of a Fast Floating-Point Multiplication-Add Fused Unit Using Signed-Digit Addition.
  5. G Even,P Seidel (2000). A Comparison of Three Rounding Algorithms for IEEE Floating-Point Multiplication.
  6. E Montoye (1990). Floating Point Unit for Calculating A=XY+Z Having Simultaneous Multiply and Add.
  7. R Montoye,E Hokenek,S Runyon (1990). Second -Generation RISC Floating Point with Multiply-Add Fused.
  8. S Oberman,H Al-Twaijry,M Flynn (1997). The SNAP project: design of floating point arithmetic units.
  9. M Santoro,G Bewick,M Horowitz (1989). Rounding Algorithms for IEEE Multipliers.
  10. P-M Seidel,G Even (1998). How many logic levels does floating-point addition require?.
  11. M Schmookler,K Nowka (2001). Leading zero anticipation and detection-a comparison of methods.
  12. T Lang,J Bruguera (2004). Floating-point multiply-add-fused with reduced latency.
  13. M Santoro,G Bewick,M Horowitz (1989). Rounding algorithms for IEEE multipliers.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Mandala Rakesh Raj. 2015. \u201cEnergy Efficient FMA for Embedded Multimedia Application\u201d. Global Journal of Research in Engineering - J: General Engineering GJRE-J Volume 14 (GJRE Volume 14 Issue J6): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Version of record

v1.2

Issue date

January 6, 2015

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 4381
Total Downloads: 2132
2026 Trends
Related Research

Published Article

This article presents energy efficient fused multiplyadd for multimedia applications. Low cost, low power and high performance factors diddle the design of many microprocessors directed to the low-power figuring market. The floating point unit occupies a significant percentage of the silicon area in a microprocessor due to its wide data bandwidth and the area occupied by the multiply array. The fused floating-point multiply-add unit is utilitarian for digital signal processing (DSP) applications such as fast Fourier transform (FFT) and discrete cosine transform (DCT). The proposed designs are implemented for single precision and synthesized with a 45-nm standard cell library. To improve the performance of the fused floating point multiply-add unit, we are supervening upon leading zero anticipation with the novel leading zero detection, as the novel leading one detection algorithm allowing us to significantly reduce the anticipation failure rates.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Energy Efficient FMA for Embedded Multimedia Application

Mandala Rakesh Raj
Mandala Rakesh Raj Jawaharlal Nehru Technological University, Hyderabad
Ms S. Sujana
Ms S. Sujana

Research Journals