Energy Efficient Network Generation for Application Specific NoC

α
Dr. Naveen Choudhary
Dr. Naveen Choudhary
σ
Dr. M. S. Gaur
Dr. M. S. Gaur
ρ
Dr. V. Laxmi
Dr. V. Laxmi
α Maharana Pratap University of Agriculture and Technology Maharana Pratap University of Agriculture and Technology

Send Message

To: Author

Energy Efficient Network Generation for Application Specific NoC

Article Fingerprint

ReserarchID

0C866

Energy Efficient Network Generation for Application Specific NoC Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

Networks-on-Chip is emerging as a communication platform for future complex SoC designs, composed of a large number of homogenous or heterogeneous processing resources. Most SoC platforms are customized to the domainspecific requirements of their applications, which communicate in a specific, mostly irregular way. The specific but often diverse communication requirements among cores of the SoC call for the design of application-specific network of SoC for improved performance in terms of communication energy, latency, and throughput. In this work, we propose a methodology for the design of customized irregular network architecture of SoC. The proposed method exploits priori knowledge of the application’s communication characteristic to generate an energy optimized network and corresponding routing tables.

References

42 Cites in Article
  1. T Ahonen (2004). Topology optimization for application specific networks on chip.
  2. L Benini,G De Micheli (2002). Networks on chips: a new SoC paradigm.
  3. L Benini,G Demicheli (2002). Networks on Chips: a new SoC paradigm.
  4. Yun-Chih Chang,Yao-Wen Chang,Guang-Ming Wu,Shu-Wei Wu (2000). B*-Trees.
  5. T Cormen,C Leiserson,R Rivest (1990). Introduction to algorithms.
  6. W Dally,B Towles (2001). Route packets, not wires: on-chip interconnection networks.
  7. W Dally,C Seitz (1987). Deadlock-free message routing in multiprocessor interconnection networks.
  8. Robert Dick,David Rhodes,Wayne Wolf (1998). TGFF.
  9. José Duato,Sudhakar Yalamanchili,Lionel Ni (2003). Introduction.
  10. A Eiben,J Smith (2003). Introduction.
  11. C Glass,L Ni (1992). The turn model for adaptive routing.
  12. Andreas Hansson,Kees Goossens,Andrei Rǎdulescu (2005). A unified approach to constrained mapping and routing on network-on-chip architectures.
  13. W Ho,T Pinkston (2003). A methodology for designing efficient on-chip interconnects on wellbehaved communication patterns.
  14. (2011). Sponsors.
  15. J Hu,R Marculescu (2003). energy-aware mapping for tile-based NoC architectures under performance constraints.
  16. J Hu,R Marculescu (2005). Energy-and performance-aware mapping for regular NoC architectures.
  17. L Jain (2007). Network on Chip simulator: NIRGAM.
  18. L Jain,B Al-Hashimi,M Gaur,V Laxmi,A Narayanan (2007). NIRGAM: a simulator for NoC interconnect routing and application modelling.
  19. A Jouraku,A Funahashi,H Amano,M Koibuchi (2001). L-turn routing: an adaptive routing in Energy Efficient Network Generation for Application Specific Noc irregular networks.
  20. A Kahng,Bin Li,Li-Shiuan Peh,K Samadi (2009). ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration.
  21. S Kumar,A Jantsch,J-P Soininen,M Forsell,M Millberg,J Oberg,K Tiensyrja,A Hemani (2002). A network on chip architecture and design methodology.
  22. K Lahiri,A Raghunathan,S Dey (2004). Design Space Exploration for Optimizing On-Chip Communication Architectures.
  23. J Lin,Y Chang (2005). TCG : A transitive closure graph-based representation of general floorplans.
  24. S Murali,G De Micheli (2005). An Application-Specific Design Methodology for STbus Crossbar Generation.
  25. S Murali (2005). Mapping and physical planning of networks on chip architectures with quality-of-service guarantees.
  26. S Murali,G Demicheli (2004). SUNMAP: a tool for automatic topology selection and generation for NoCs.
  27. Srinivasan Murali,Ciprian Seiculescu,Luca Benini,Giovanni De Micheli (2009). Synthesis of networks on chips for 3D systems on chips.
  28. L Natvig (1997). High-level architectural simulation of the torus routing chip.
  29. Navaeen Choudhary,M Gaur,V Laxmi,V Singh (2010). Fast energy aware application specific Network-on-Chip topology generator.
  30. N Choudhary (2010). Genetic Algorithm Based Topology Generation for Application Specific Network-on-Chip.
  31. U Ogras,J Hu,R Marculescu (2005). Key research problems in NoC design: a holistic perspective.
  32. A Pinto (2003). Efficient Synthesis of Networks on Chip.
  33. R Ravi,M Marathe,S Ravi,D Rosenkrantz,H Hunt Iii (2001). Approximation Algorithms for Degree-Constrained Minimum-Cost Network-Design Problems.
  34. M Schroeder,A Birrell,M Burrows,H Murray,R Needham,T Rodeheffer,E Satterthwaite,C Thacker (1991). Autonet: a high-speed, self-configuring local area network using point-to-point links.
  35. C Seiculescu,S Murali,L Benini,G De Micheli (2009). SunFloor 3D: a tool for networks on chip topology synthesis for 3d systems on chip.
  36. F Silla,M Malumbres,A Robles,P López,J Duato (1997). Efficient adaptive routing in networks of workstations with irregular topology.
  37. F Silla,J Duato (2000). High-performance routing in networks of workstations with irregular topology.
  38. K Srinivasan,K Chatha (2006). Layout aware design of mesh based NoC architectures.
  39. K Srinivasan (2005). An automated technique for topology and route generation of application specific on-chip interconnection networks.
  40. K Srinivasan,K Chatha (2005). ISIS: a genetic algorithm based technique for custom on-chip interconnection network synthesis.
  41. Y Sun,C Yang,Y Chung,T Hang (2004). An efficient deadlock-free tree-based routing algorithm for irregular wormhole-routed networks based on turn model.
  42. J Wu,L Sheng (1999). Deadlock-free routing in irregular networks using prefix routing.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Dr. Naveen Choudhary. 1970. \u201cEnergy Efficient Network Generation for Application Specific NoC\u201d. Unknown Journal GJCST Volume 11 (GJCST Volume 11 Issue 16): .

Download Citation

Issue Cover
GJCST Volume 11 Issue 16
Pg. 47- 56
Journal Specifications
Version of record

v1.2

Issue date

September 7, 2011

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 20856
Total Downloads: 10934
2026 Trends
Related Research

Published Article

Networks-on-Chip is emerging as a communication platform for future complex SoC designs, composed of a large number of homogenous or heterogeneous processing resources. Most SoC platforms are customized to the domainspecific requirements of their applications, which communicate in a specific, mostly irregular way. The specific but often diverse communication requirements among cores of the SoC call for the design of application-specific network of SoC for improved performance in terms of communication energy, latency, and throughput. In this work, we propose a methodology for the design of customized irregular network architecture of SoC. The proposed method exploits priori knowledge of the application’s communication characteristic to generate an energy optimized network and corresponding routing tables.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Energy Efficient Network Generation for Application Specific NoC

Dr. Naveen Choudhary
Dr. Naveen Choudhary Maharana Pratap University of Agriculture and Technology
Dr. M. S. Gaur
Dr. M. S. Gaur
Dr. V. Laxmi
Dr. V. Laxmi

Research Journals