High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA

1
Somwanshi V.A.
Somwanshi V.A.
2
Prof. Dr. S.S Chorage
Prof. Dr. S.S Chorage
1 Bharati vidyapeeths college of engg for women pune

Send Message

To: Author

GJCST Volume 17 Issue H2

Article Fingerprint

ReserarchID

CSTITTU8SC

High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA Banner
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Information security is an essential issue in communication system. Advance Encryption Standard (AES) is utilized as a part of many embedded applications to give data security. Different counter measures are present in AES against fault injection attacks. Plain text and key of 128-bit is given as an input to the system and encryption and decryption operations are performed. Flag error shows the status of fault. Fault is produced randomly during encryption and decryption. For this reason, round transformation is broken into two sections and a pipeline stage is inserted in between. After fault detection one operation is performed that is redundancy check. Detected error or fault is corrected using redundancy check. The scheme is implemented using FPGA.

12 Cites in Articles

References

  1. Hassen Mestiri,Belgacem Fatmakahri,Mohsen Bouallegue,Machhout (2016). A high speed AES design resistant to fault injection attacks.
  2. Junfeng Chu,Mohammed Benaissa (2012). Error detecting AES using polynomial residue number systems.
  3. J Rajendran,H Borad,S Mantravadi,R Karri (2010). SLICED: Slide-based concurrent error detection technique for symmetric block ciphers.
  4. Mehran Mozaffari-Kermani,Arash Reyhani-Masoleh (2010). Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard.
  5. Luan Lan (2011). The AES Encryption and Decryption Realization Based on FPGA.
  6. Hassen Mestiri,Noura Benhadjyoussef,Mohsen Machhout,Rached Tourki (2013). A Robust Fault Detection Scheme for the Advanced Encryption Standard.
  7. Abidalrahman Moh'd,Yaser Jararweh,Lo'ai Tawalbeh (2011). AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation.
  8. Trang Hoang,Nguyen Van Loi (2012). An efficient FPGA implementation of the Advanced Encryption Standard algorithm.
  9. Hassen Mestiri,Noura Benhadjyoussef,Mohsen Machhout,Rached Tourki (2013). A Robust Fault Detection Scheme for the Advanced Encryption Standard.
  10. M Joye,P Manet,J-B Rigaud (2007). Strengthening hardware AES implementations against fault attacks.
  11. D Guo,R Mukhopadhyay,Karri (2012). Provably Secure Concurrent Error Detection Against Differential Fault Analysis.
  12. William Stallings (2003). Cryptography and Nework Security.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

Somwanshi V.A.. 2017. \u201cHigh Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA\u201d. Global Journal of Computer Science and Technology - H: Information & Technology GJCST-H Volume 17 (GJCST Volume 17 Issue H2): .

Download Citation

Issue Cover
GJCST Volume 17 Issue H2
Pg. 23- 28
Journal Specifications

Crossref Journal DOI 10.17406/gjcst

Print ISSN 0975-4350

e-ISSN 0975-4172

Keywords
Classification
GJCST-H Classification: B.2.4, B.7.1
Version of record

v1.2

Issue date

May 24, 2017

Language

English

Experiance in AR

The methods for personal identification and authentication are no exception.

Read in 3D

The methods for personal identification and authentication are no exception.

Article Matrices
Total Views: 6422
Total Downloads: 1721
2026 Trends
Research Identity (RIN)
Related Research

Published Article

Information security is an essential issue in communication system. Advance Encryption Standard (AES) is utilized as a part of many embedded applications to give data security. Different counter measures are present in AES against fault injection attacks. Plain text and key of 128-bit is given as an input to the system and encryption and decryption operations are performed. Flag error shows the status of fault. Fault is produced randomly during encryption and decryption. For this reason, round transformation is broken into two sections and a pipeline stage is inserted in between. After fault detection one operation is performed that is redundancy check. Detected error or fault is corrected using redundancy check. The scheme is implemented using FPGA.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]
×

This Page is Under Development

We are currently updating this article page for a better experience.

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA

Prof. Dr. S.S Chorage
Prof. Dr. S.S Chorage
Somwanshi V.A.
Somwanshi V.A. Bharati vidyapeeths college of engg for women pune

Research Journals