High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA

§ Bharati vidyapeeths college of engg for women pune
‡ Pune University Pune University

Send Message

To: Author

High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA

Article Fingerprint

ReserarchID

CSTITTU8SC

High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA Banner

Key Research Insights

Synthesized scholarly intelligence & interactive research assistant
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu
Reading Preferences
Font Size
Line Spacing
Background
This converted HTML version may contain rendering inconsistencies. Please refer to the PDF for the authoritative version, or click here to provide feedback.

Abstract

Information security is an essential issue in communication system. Advance Encryption Standard (AES) is utilized as a part of many embedded applications to give data security. Different counter measures are present in AES against fault injection attacks. Plain text and key of 128-bit is given as an input to the system and encryption and decryption operations are performed. Flag error shows the status of fault. Fault is produced randomly during encryption and decryption. For this reason, round transformation is broken into two sections and a pipeline stage is inserted in between. After fault detection one operation is performed that is redundancy check. Detected error or fault is corrected using redundancy check. The scheme is implemented using FPGA.

References

12 Cites in Article
  1. 1. Hassen Mestiri,Belgacem Fatmakahri,Mohsen Bouallegue,Machhout (2016). A high speed AES design resistant to fault injection attacks. Microprocessors and Microsystems journal, 47-55.
  2. 2. Junfeng Chu,Mohammed Benaissa (2012). Error detecting AES using polynomial residue number systems. Microprocessors and Microsystems, 37(2), 228-234.
  3. 3. J Rajendran,H Borad,S Mantravadi,R Karri (2010). SLICED: Slide-based concurrent error detection technique for symmetric block ciphers. IEEE International Symposium on Hardware-Oriented Security and Trust, 70-75.
  4. 4. Mehran Mozaffari-Kermani,Arash Reyhani-Masoleh (2010). Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard. IEEE Transactions on Computers, 59(5), 608-622.
  5. 5. Luan Lan (2011). The AES Encryption and Decryption Realization Based on FPGA. 2011 Seventh International Conference on Computational Intelligence and Security, 603-607.
  6. 6. Hassen Mestiri,Noura Benhadjyoussef,Mohsen Machhout,Rached Tourki (2013). A Robust Fault Detection Scheme for the Advanced Encryption Standard. International Journal of Computer Network and Information Security, 5(6), 49-55.
  7. 7. Abidalrahman Moh'd,Yaser Jararweh,Lo'ai Tawalbeh (2011). AES-512: 512-bit Advanced Encryption Standard algorithm design and evaluation. 2011 7th International Conference on Information Assurance and Security (IAS), 292-297.
  8. 8. Trang Hoang,Nguyen Van Loi (2012). An efficient FPGA implementation of the Advanced Encryption Standard algorithm. IEEE Symposium on Industrial Electronics & Applications (ISIEA), 696-699.
  9. 9. Hassen Mestiri,Noura Benhadjyoussef,Mohsen Machhout,Rached Tourki (2013). A Robust Fault Detection Scheme for the Advanced Encryption Standard. International Journal of Computer Network and Information Security, 5(6), 49-55.
  10. 10. M Joye,P Manet,J-B Rigaud (2007). Strengthening hardware AES implementations against fault attacks. IET Information Security, 1(3), 106-110.
  11. 11. D Guo,R Mukhopadhyay,Karri (2012). Provably Secure Concurrent Error Detection Against Differential Fault Analysis. IACR Cryptology ePrint Archive
  12. 12. William Stallings (2003). Cryptography and Nework Security. Cryptography and Nework Security

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Somwanshi V.A., Prof. Dr. S.S Chorage. 2017. "High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA". Global Journal of Computer Science and Technology - H: Information & Technology GJCST-H Volume 17 (GJCST Volume 17 Issue H2).

More Citation Formats

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjcst

Print ISSN 0975-4350

e-ISSN 0975-4172

Keywords
Classification
GJCST-H Classification B.2.4
B.7.1
Version of record

v1.2

Issue date
May 24, 2017

Language
English
Order Article Reprint
Experience in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 2.4K
Total Downloads: 146
All Trends

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

High Speed AES Algorithm to Detect Fault Injection Attacks and Implementation using FPGA

Somwanshi V.A.
Somwanshi V.A. Bharati vidyapeeths college of engg for women pune
Prof. Chorage
Prof. Chorage <p>Pune University</p>