Article Fingerprint
ReserarchID
MO8CB
In complex digital circuits the clock arrives at next stages before the data pulses arrives to the next stage. The clock pulse must be inserted to activate the digital circuits at any stage starting from first stage. But due to unsynchronization between clock pulse and data there is a chance of miss hitting in the next stages. This leads improper data transmissions in complex systems. It creates data losses in transmission. In the present work a gate controlled clock scheme is proposed to increase data hitting ratio.
dr._n.suresh_kumar. 2011. \u201cMethod to Minimize Data losses in multi stage Flip Flop\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 11 (GJRE Volume 11 Issue F6): .
Crossref Journal DOI 10.17406/gjre
Print ISSN 0975-5861
e-ISSN 2249-4596
Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.
Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.
Total Score: 110
Country: Unknown
Subject: Global Journal of Research in Engineering - F: Electrical & Electronic
Authors: N. Suresh Kumar, Dr. D.V. Ramakoti Reddy, Anil patro, K.V.Ramana Rao, I.Krishnarao (PhD/Dr. count: 1)
View Count (all-time): 212
Total Views (Real + Logic): 5508
Total Downloads (simulated): 2917
Publish Date: 2011 11, Tue
Monthly Totals (Real + Logic):
This paper attempted to assess the attitudes of students in
Advances in technology have created the potential for a new
Inclusion has become a priority on the global educational agenda,
In complex digital circuits the clock arrives at next stages before the data pulses arrives to the next stage. The clock pulse must be inserted to activate the digital circuits at any stage starting from first stage. But due to unsynchronization between clock pulse and data there is a chance of miss hitting in the next stages. This leads improper data transmissions in complex systems. It creates data losses in transmission. In the present work a gate controlled clock scheme is proposed to increase data hitting ratio.
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.