New Techniques for Hardware Implementations of SHA

α
Dr. V.C.Madhavi
Dr. V.C.Madhavi
σ
Dr. Ch.Ravi Kumar
Dr. Ch.Ravi Kumar
ρ
G.RamaKrishna Prasad
G.RamaKrishna Prasad
α Jawaharlal Nehru Technological University, Kakinada Jawaharlal Nehru Technological University, Kakinada

Send Message

To: Author

New Techniques for Hardware Implementations of SHA

Article Fingerprint

ReserarchID

AZS43

New Techniques for Hardware Implementations of SHA Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

Secure Hash Algorithms are one of the forms of cryptographic algorithms. SHA hash functions are widely used security constructs. However, they are software implementations of SHA. This paper proposes techniques for hardware implementation of SHA. In order to provide security and improve performance, these methods are used in hardware reutilization and operation rescheduling. The purpose of implementing SHA at hardware level is to improve throughput. The empirical results revealed that the throughput is increased by 29 to 59% in case of SHA-1 implementation. The throughput is further increased up to 100% when SHA-2 is implemented and used. Thus it is evident that hardwahre implementation of SHA has more speed when compared with software implementations of SHA.

References

19 Cites in Article
  1. Klima (2005). Finding MD5 collisions-A toy for a notebook.
  2. X Wang,Y Yin,H Yu (2005). Finding collisions in the full SHA-1.
  3. Md (2002). Secure hash standard.
  4. L Dadda,M Macchetti,J Owen (2004). The design of a high speed ASIC unit for the hash function SHA-256 (384, 512).
  5. M Macchetti,L Dadda (2005). Quasi-pipelined hash circuits.
  6. L Dadda,M Macchetti,J Owen,D Garrett,J Lach,C Zukowski (2004). An ASIC design for a high speed implementation of the hash function SHA-256 (384, 512.
  7. T Grembowski,R Lien,K Gaj,N Nguyen,P Bellows,J Flidr,T Lehman,B Schott (2002). Comparative analysis of the hardware implementations of hash functions SHA-1 and SHA-512.
  8. M Mcloone,J Mccanny (2002). Efficient single-chip implementation of SHA-384 and SHA-512.
  9. N Sklavos,O Koufopavlou (2005). Implementation of the SHA-2 Hash Family Standard Using FPGAs.
  10. R Lien,T Grembowski,K Gaj (2004). A 1 Gbit/s partially unrolled architecture of hash functions SHA-1 and SHA-512.
  11. N Sklavos,E Alexopoulos,O Koufopavlou (2003). Networking data integrity: High speed architectures and hardware implementations.
  12. R Mcevoy,F Crowe,C Murphy,W Marnane (2006). Optimisation of the SHA-2 Family of Hash Functions on FPGAs.
  13. Ricardo Chaves,Georgi Kuzmanov,Leonel Sousa,Stamatis Vassiliadis (2006). Rescheduling for Optimized SHA-1 Calculation.
  14. S Vassiliadis,S Wong,G Gaydadjiev,K Bertels,G Kuzmanov,E Panainte (2004). The MOLEN polymorphic processor.
  15. ),M (1993). Secure hash standard.
  16. S Vassiliadis,S Wong,S Cotofana (2001). The MOLEN __-coded processor.
  17. R Chaves,G Kuzmanov,S Vassiliadis,L Sousa (2006). Reconfigurable memory based AES coprocessor.
  18. H Michail,A Kakarountas,George Selimis,Costas Goutis (2005). Optimizing SHA-1 Hash Function for High Throughput with a Partial Unrolling Study.
  19. Ricardo Chaves,Georgi Kuzmanov,Leonel Sousa,Stamatis Vassiliadis (2006). Improving SHA-2 Hardware Implementations.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Dr. V.C.Madhavi. 2012. \u201cNew Techniques for Hardware Implementations of SHA\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 12 (GJRE Volume 12 Issue F7): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Version of record

v1.2

Issue date

July 16, 2012

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 5336
Total Downloads: 2639
2026 Trends
Related Research

Published Article

Secure Hash Algorithms are one of the forms of cryptographic algorithms. SHA hash functions are widely used security constructs. However, they are software implementations of SHA. This paper proposes techniques for hardware implementation of SHA. In order to provide security and improve performance, these methods are used in hardware reutilization and operation rescheduling. The purpose of implementing SHA at hardware level is to improve throughput. The empirical results revealed that the throughput is increased by 29 to 59% in case of SHA-1 implementation. The throughput is further increased up to 100% when SHA-2 is implemented and used. Thus it is evident that hardwahre implementation of SHA has more speed when compared with software implementations of SHA.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

New Techniques for Hardware Implementations of SHA

Dr. V.C.Madhavi
Dr. V.C.Madhavi Jawaharlal Nehru Technological University, Kakinada
Dr. Ch.Ravi Kumar
Dr. Ch.Ravi Kumar
G.RamaKrishna Prasad
G.RamaKrishna Prasad

Research Journals