Reducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers

α
Thomas L. Hemminger
Thomas L. Hemminger
σ
E. George Walters
E. George Walters
α Pennsylvania State University Pennsylvania State University

Send Message

To: Author

Reducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers

Article Fingerprint

ReserarchID

26H72

Reducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

The traditional platforms for implementing hearing aid algorithms have been application specific integrated circuits (ASIC) and some general purpose DSP chips. One of the most important issues involved in hearing aid design is power consumption, i.e., battery life. This paper introduces an alternative method for implementing hearing aid algorithms by using truncated-matrix multipliers. These designs can offer a significant reduction in power consumption and chip area. However, the approach can often increase computational error but it can be partially compensated for by introducing a method of coefficient shifting of the filter weights. This latter approach significantly reduces the computational error resulting in improved system performance.

References

17 Cites in Article
  1. R Chamberlain,J Goldstein,D Ivanovich (2003). Implementation of hearing aid signal processing algorithms on the TI DHP-100 platform.
  2. B Edwards (1998). Signal Processing Techniques for a DSP Hearing Aid.
  3. A Erdogan,E Zwyssig,T Arslan (2004). Architectural trade-offs in the design of low power FIR filtering cores.
  4. R Jiang (2007). An Area-Effiecient FFT Architecture for OFDM Digital Video Broadcasting.
  5. J Jou,S Kuang,R Chen (1999). Design of Low-Error Fixed-Width Multipliers for DSP Applications.
  6. J Kim,K Yeom,Y Joo (2011). Fast and Robust Algorithm of Tracking Multiple Moving Objects for Intelligent Video Surveillance Systems.
  7. Y Lim (1992). Single-Precision Multiplier with Reduced Circuit Complexity for Signal Processing Applications.
  8. Matthew Pillmeier,Michael Schulte,Eugene Walters Iii (2002). Design alternatives for barrel shifters.
  9. M Schulte,E Swartzlander (1993). Truncated multiplication with correction constant [for DSP].
  10. E Swartzlander (1999). Truncated Multiplication with Approximate Rounding.
  11. L Van,C Yang (2005). Generalized Low-Error Area-Efficient Fixed-Width Multipliers.
  12. Raul Vicen-Bueno,Roberto Gil-Pita,Manuel Utrilla-Manso,Lorena Alvarez-Perez (2007). A hearing aid simulator to test adaptive signal processing algorithms.
  13. E Walters,Iii (2012). A Design-Space Exploration Tool for Low-Power DCT and IDCT Hardware Accelerators.
  14. E Walters,Michael Schulte (2010). Fast, bit-accurate simulation of truncated-matrix multipliers and squarers.
  15. E Walters,Michael Schulte (2011). Truncated-matrix multipliers with coefficient shifting.
  16. Y Wei,Lian (2006). A 16-Band Nonuniform FIR Digital Filterbank for Hearing Aid.
  17. T Zin,P Hiromitsu Hama,T Toriu (2011). Unattended Object Intelligent Analyzer for Consumer Video Surveillance.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Thomas L. Hemminger. 2013. \u201cReducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 13 (GJRE Volume 13 Issue F8): .

Download Citation

Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Version of record

v1.2

Issue date

June 24, 2013

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 4953
Total Downloads: 2475
2026 Trends
Related Research

Published Article

The traditional platforms for implementing hearing aid algorithms have been application specific integrated circuits (ASIC) and some general purpose DSP chips. One of the most important issues involved in hearing aid design is power consumption, i.e., battery life. This paper introduces an alternative method for implementing hearing aid algorithms by using truncated-matrix multipliers. These designs can offer a significant reduction in power consumption and chip area. However, the approach can often increase computational error but it can be partially compensated for by introducing a method of coefficient shifting of the filter weights. This latter approach significantly reduces the computational error resulting in improved system performance.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Reducing Hearing Aid Power Consumption Using Truncated-Matrix Multipliers

Thomas L. Hemminger
Thomas L. Hemminger Pennsylvania State University
E. George Walters
E. George Walters

Research Journals