Abstract
This paper presents the systematic design approach of a low-power, medium- resolution, high-speed pipelined Analog-to- Digital Converter (ADC). Two Different Design Approach of 3 bit Structure , Frequency of 5 GHZ ,Supply Voltage 1.2 V with Slight Modification implemented in microwind software . By simulation their Power Dissipation Calculated , measured 50% less power Consumed in modified Pipelined ADC Design.
This paper presents the systematic design approach of a low-power, medium- resolution, high-speed pipelined Analog-to- Digital Converter (ADC). Two Different Design Approach of 3 bit Structure , Frequency of 5 GHZ ,Supply Voltage 1.2 V with Slight Modification implemented in microwind software . By simulation their Power Dissipation Calculated , measured 50% less power Consumed in modified Pipelined ADC Design.
No Figures found in article.
Ankur Modi. 1970. “. Global Journal of Research in Engineering – F: Electrical & Electronic GJRE-F Volume 11 (GJRE Volume 11 Issue F7): .
Crossref Journal DOI 10.17406/gjre
Print ISSN 0975-5861
e-ISSN 2249-4596
A Comparative Study of the Effeect of Promotion on Employee
The Problem Managing Bicycling Mobility in Latin American Cities: Ciclovias
Impact of Capillarity-Induced Rising Damp on the Energy Performance of
Liver Disease Prediction using Machine Learning Algorithms Home > GJCST
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.
