Design and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification

α
Mr. Appa Rao M.
Mr. Appa Rao M.
σ
Dr. Ramana Reddy P.
Dr. Ramana Reddy P.
ρ
Cyril Prasanna Raj P.
Cyril Prasanna Raj P.
α Jawaharlal Nehru Technological University Anantapur Jawaharlal Nehru Technological University Anantapur

Send Message

To: Author

Design and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification

Article Fingerprint

ReserarchID

W6905

Design and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification Banner

AI TAKEAWAY

Connecting with the Eternal Ground
  • English
  • Afrikaans
  • Albanian
  • Amharic
  • Arabic
  • Armenian
  • Azerbaijani
  • Basque
  • Belarusian
  • Bengali
  • Bosnian
  • Bulgarian
  • Catalan
  • Cebuano
  • Chichewa
  • Chinese (Simplified)
  • Chinese (Traditional)
  • Corsican
  • Croatian
  • Czech
  • Danish
  • Dutch
  • Esperanto
  • Estonian
  • Filipino
  • Finnish
  • French
  • Frisian
  • Galician
  • Georgian
  • German
  • Greek
  • Gujarati
  • Haitian Creole
  • Hausa
  • Hawaiian
  • Hebrew
  • Hindi
  • Hmong
  • Hungarian
  • Icelandic
  • Igbo
  • Indonesian
  • Irish
  • Italian
  • Japanese
  • Javanese
  • Kannada
  • Kazakh
  • Khmer
  • Korean
  • Kurdish (Kurmanji)
  • Kyrgyz
  • Lao
  • Latin
  • Latvian
  • Lithuanian
  • Luxembourgish
  • Macedonian
  • Malagasy
  • Malay
  • Malayalam
  • Maltese
  • Maori
  • Marathi
  • Mongolian
  • Myanmar (Burmese)
  • Nepali
  • Norwegian
  • Pashto
  • Persian
  • Polish
  • Portuguese
  • Punjabi
  • Romanian
  • Russian
  • Samoan
  • Scots Gaelic
  • Serbian
  • Sesotho
  • Shona
  • Sindhi
  • Sinhala
  • Slovak
  • Slovenian
  • Somali
  • Spanish
  • Sundanese
  • Swahili
  • Swedish
  • Tajik
  • Tamil
  • Telugu
  • Thai
  • Turkish
  • Ukrainian
  • Urdu
  • Uzbek
  • Vietnamese
  • Welsh
  • Xhosa
  • Yiddish
  • Yoruba
  • Zulu

Abstract

In this paper a high speed, low power 12-bit, analog-to-digital converter in CMOS 0.13 micron technology that makes it suitable for UWB is designed and implemented. For designing the particular ADC a bottom up hierarchical method is adopted. First according to the specification, the design of aspect ratio of the transistors used in our design is done. There were many challenges throughout the design process, including determining the matching requirements of the devices, investigating what percentage of segmentation to be used to design the whole system. For checking the functionality of the whole system a spice code is written using HSPICE by defining all blocks in the circuit as sub circuits. Then a schematic capture is done using schematic composer from virtuoso stating from bottom level to top level. Finally the layout for the complete ADC is done using Electric Layout editor. A 12-bit pipelined ADC that can operate at maximum frequency of 100 MSPS, and power consumption less than 70mW is designed and implemented.

References

25 Cites in Article
  1. S Lewis,P Gray (1987). A pipelined 5-Msample/s 9-bit analog-to-digital converter.
  2. S.-M Yoo b 150 MS/s 123 mW 0.
  3. Adc Pipelined (2003). IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers.
  4. T Cho,P Gray (1995). A 10 b, 20 Msample/s, 35 mW pipeline A/D converter.
  5. D Cline,P Gray (1996). A power optimized 13-b 5 Msamples/s pipelined analog to-digital converter in 1.2-_m CMOS.
  6. S Lewis (1992). Optimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications.
  7. J Goes,J Vital,J Franca (1998). Systematic design for optimization of high-speed self-calibrated pipelined A/D converters.
  8. L Singer,T Brooks (1996). A 14-bit 10-MHz calibration-free CMOS pipelined A/D converter.
  9. P Yu,H.-S Lee Msample/s.
  10. (1996). Unknown Title.
  11. B.-M Min,P Kim,D Boisvert (2003). A 69 mW 10 b 80 MS/s pipelined CMOS ADC.
  12. J Ming,S Lewis (2000). An 8 b 80 MSample/s pipelined ADC with background calibration.
  13. E Blecker,O Erdogan,P Hurst,S Lewis (2000). An 8-bit 13-MSamples/s digital-backgroundcalibrated algorithmic ADC.
  14. A.-J Annema (1999). Analog circuit performance and process scaling.
  15. Boris Murmann,Bernhard Boser (2003). A 12-bit 75-MS/s pipelined ADC using open-loop residue amplification.
  16. A Varzaghani,C Yang (2006). A 600-MS/s 5-Bit Pipeline A/D Converter Using Digital Reference Calibration.
  17. J Arias,V Boccuzzi,L Quintanilla,L Enríquez,D Bisbal,M Banu,J Barbolla (2004). Low-Power Pipeline ADC for Wireless LANs.
  18. J Ming,S Lewis (2000). An 8 b 80 MSample/s pipelined ADC with background calibration.
  19. Tangel Ali,Kyusun Choi The CMOS Inverter as a comparator in ADC designs.
  20. Maysam Ghovanloo A Classic Wide Band Operational Amplifier Design.
  21. Arash Loloee,Alfio Zanchi,Shereef Huawen Jin,Eduardo Shehata,Bartolome (2002). A 12 bit 80 Msps Pipelined ADC Core with 190mw consumption from 3v in 0.18um Digital CMOS.
  22. J Rabaey (1996). Exploring the power dimension [in digital CMOS].
  23. D Johns,K Martin (1997). Analog Integrated Circuit Design.
  24. Phillip Allen,Holberg (2002). CMOS Analog Circuit Design.
  25. R Baker (2002). CMOS, Mixed-Signal Circuit Design.

Funding

No external funding was declared for this work.

Conflict of Interest

The authors declare no conflict of interest.

Ethical Approval

No ethics committee approval was required for this article type.

Data Availability

Not applicable for this article.

How to Cite This Article

Mr. Appa Rao M.. 2012. \u201cDesign and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 12 (GJRE Volume 12 Issue F11): .

Download Citation

Issue Cover
GJRE Volume 12 Issue F11
Pg. 15- 21
Journal Specifications

Crossref Journal DOI 10.17406/gjre

Print ISSN 0975-5861

e-ISSN 2249-4596

Version of record

v1.2

Issue date

October 25, 2012

Language
en
Experiance in AR

Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.

Read in 3D

Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.

Article Matrices
Total Views: 5196
Total Downloads: 2735
2026 Trends
Related Research

Published Article

In this paper a high speed, low power 12-bit, analog-to-digital converter in CMOS 0.13 micron technology that makes it suitable for UWB is designed and implemented. For designing the particular ADC a bottom up hierarchical method is adopted. First according to the specification, the design of aspect ratio of the transistors used in our design is done. There were many challenges throughout the design process, including determining the matching requirements of the devices, investigating what percentage of segmentation to be used to design the whole system. For checking the functionality of the whole system a spice code is written using HSPICE by defining all blocks in the circuit as sub circuits. Then a schematic capture is done using schematic composer from virtuoso stating from bottom level to top level. Finally the layout for the complete ADC is done using Electric Layout editor. A 12-bit pipelined ADC that can operate at maximum frequency of 100 MSPS, and power consumption less than 70mW is designed and implemented.

Our website is actively being updated, and changes may occur frequently. Please clear your browser cache if needed. For feedback or error reporting, please email [email protected]

Request Access

Please fill out the form below to request access to this research paper. Your request will be reviewed by the editorial or author team.
X

Quote and Order Details

Contact Person

Invoice Address

Notes or Comments

This is the heading

Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.

High-quality academic research articles on global topics and journals.

Design and Implementation of Low Power 12-Bit 100-MS/S Pipelined ADC Using Open-Loop Residue Amplification

Mr. Appa Rao M.
Mr. Appa Rao M. Jawaharlal Nehru Technological University Anantapur
Dr. Ramana Reddy P.
Dr. Ramana Reddy P.
Cyril Prasanna Raj P.
Cyril Prasanna Raj P.

Research Journals