Article Fingerprint
ReserarchID
4Y3R1
A novel SRAM column was designed. SRAM column includes SRAM cell, column select circuit, precharging circuit, and sense amplifier. The transmission gates are used for word line access in place of pass transistors which rectify the voltage drop problem; also there is an NMOS switch at the bottom of the cell which restricts the short circuit current flowing through the cell during operation. Using the standard process parameters of the PTM 7nm transistor model the SRAM column was simulated by HSPICE. The simulation results indicate the proper logic operation of the column and also it shows the low power operation.
Sunil Ojha. 2014. \u201cDesign of a Novel Low-Power SRAM Column\u201d. Global Journal of Research in Engineering - F: Electrical & Electronic GJRE-F Volume 14 (GJRE Volume 14 Issue F5): .
Crossref Journal DOI 10.17406/gjre
Print ISSN 0975-5861
e-ISSN 2249-4596
Explore published articles in an immersive Augmented Reality environment. Our platform converts research papers into interactive 3D books, allowing readers to view and interact with content using AR and VR compatible devices.
Your published article is automatically converted into a realistic 3D book. Flip through pages and read research papers in a more engaging and interactive format.
Total Score: 101
Country: India
Subject: Global Journal of Research in Engineering - F: Electrical & Electronic
Authors: Sunil Kumar Ojha (PhD/Dr. count: 0)
View Count (all-time): 191
Total Views (Real + Logic): 4612
Total Downloads (simulated): 2345
Publish Date: 2014 08, Mon
Monthly Totals (Real + Logic):
This paper attempted to assess the attitudes of students in
Advances in technology have created the potential for a new
Inclusion has become a priority on the global educational agenda,
A novel SRAM column was designed. SRAM column includes SRAM cell, column select circuit, precharging circuit, and sense amplifier. The transmission gates are used for word line access in place of pass transistors which rectify the voltage drop problem; also there is an NMOS switch at the bottom of the cell which restricts the short circuit current flowing through the cell during operation. Using the standard process parameters of the PTM 7nm transistor model the SRAM column was simulated by HSPICE. The simulation results indicate the proper logic operation of the column and also it shows the low power operation.
Lorem ipsum dolor sit amet, consectetur adipiscing elit. Ut elit tellus, luctus nec ullamcorper mattis, pulvinar dapibus leo.