Power Optimization in 3 bit Pipelined ADC Structure
This paper presents the systematic design approach of a low-power, medium- resolution, high-speed pipelined Analog-to- Digital Converter (ADC). Two Different Design Approach of 3 bit Structure , Frequency of 5 GHZ ,Supply Voltage 1.2 V with Slight Modification implemented in microwind software . By simulation their Power Dissipation Calculated , measured 50% less power Consumed in modified Pipelined ADC Design.